## CCFC2010BC Microcontroller Data Sheet(V2.2)

Features

- $\quad$ Single issue, 32-bit CPU core complex (c2003)
- Compliant with the Power Architecture ${ }^{\circledR}$ technology embedded category
- Enhanced instruction set allowing variable length encoding (VLE) for code size footprint reduction. With the optional encoding of mixed 16 -bit and 32-bit instructions, it is possible to achieve significant code size footprint reduction.
- Up to 256 KB on-chip code flash memory supported with the flash memory controller
- 64 KB on-chip data flash memory with ECC
- Up to 32 KB on-chip SRAM
- Memory protection unit (MPU) with 8 region descriptors and 32-byte region granularity on certain family members (Refer to Table 1 for details.)
- Interrupt controller (INTC) capable of handling 231 selectable-priority interrupt sources
- Frequency modulated phase-locked loop (FMPLL)
- Crossbar switch architecture for concurrent access to peripherals, Flash, or RAM from multiple bus masters
- 16-channel eDMA controller with multiple transfer request sources using DMA multiplexer
- Boot assist module (BAM) supports internal Flash programming via a serial link (CAN or SCI)
- Timer supports I/O channels providing a range of 16 -bit input capture, output compare, and pulse width modulation functions (eMIOS)
- 1 analog-to-digital converters (ADC): one 10 -bit
- Cross Trigger Unit to enable synchronization of ADC conversions with a timer event from the eMIOS or PIT
- Up to 2 serial peripheral interface (DSPI) modules
- Up to 3 serial communication interface (LINFlex) modules
- Up to 2 enhanced full CAN (FlexCAN) modules with configurable buffers, each can interface compatible with canfd interface.
- 1 inter-integrated circuit $\left(\mathrm{I}^{2} \mathrm{C}\right)$ interface module
- Up to 79 configurable general purpose pins supporting input and output operations (package dependent)
- Real-Time Counter (RTC)
- Clock source from internal 128 kHz or 16 MHz oscillator supporting autonomous wakeup with 1 ms resolution with maximum timeout of 2 seconds
- Optional support for RTC with clock source from external 32 kHz crystal oscillator, supporting wakeup with 1 sec resolution and maximum timeout of 1 hour
- Up to 8 periodic interrupt timers (PIT) with 32-bit counter resolution
- Nexus development interface (NDI) per IEEE-ISTO 5001-2003 Class Two Plus
- Device/board boundary scan testing supported per Joint Test Action Group (JTAG) of IEEE (IEEE 1149.1)
- On-chip voltage regulator (VREG) for regulation of input supply for all internal levels
1 Introduction ..... 3
1.1 Description ..... 3
2 Block diagram ..... 4
3 Signal description ..... 7
3.1 Package pinouts ..... 7
3.2 Pad configuration during reset phases ..... 14
3.3 Pad configuration during standby mode exit ..... 15
3.4 Voltage supply pins ..... 15
3.5 Pad types ..... 16
3.6 System pins ..... 16
3.7 Functional port pins ..... 17
3.8 Nexus 2+ pins ..... 29
4 Electrical characteristics ..... 30
4.1 Parameter classification ..... 31
4.2 NVUSRO register ..... 31
4.3 Absolute maximum ratings ..... 32
4.4 Recommended operating conditions ..... 33
4.5 Thermal characteristics ..... 36
4.6 I/O pad electrical characteristics. ..... 38
4.7 Power management electrical characteristics ..... 53
4.8 Power consumption ..... 57
4.9 Flash memory electrical characteristics ..... 59
4.10 Electromagnetic compatibility (EMC) characteristics ..... 61
4.11 Fast external crystal oscillator ( 4 to 16 MHz ) electrical characteristics ..... 63
4.12 Slow external crystal oscillator ( 32 kHz ) electrical characteristics ..... 66
4.13 FMPLL electrical characteristics ..... 68
4.14 Fast internal RC oscillator ( 16 MHz ) electrical characteristics ..... 69
4.15 Slow internal RC oscillator ( 128 kHz ) electrical characteristics ..... 70
4.16 ADC electrical characteristics ..... 71
4.17 On-chip peripherals ..... 83
5 Differences ..... 94
5.1 CTU ..... 94
5.2 SRAM ..... 94
5.3 INTC ..... 94
5.4 MC_CGM ..... 94
5.5 FlexCAN ..... 94
5.6 ADC ..... 95
5.7 PFU ..... 95
5.8 XBAR ..... 95
5.9 MC_ME ..... 95
5.10 CLOCK ..... 96
5.11 DSPI ..... 96
5.12 WKUP ..... 96
5.13 DMA ..... 96
6 Package characteristics ..... 97
6.1 Package mechanical data ..... 97
7 Ordering information ..... 101
8 Revision history ..... 101
Appendix A Abbreviations ..... 103


## 1 Introduction

This document describes the features of the family and options available within the family members, and highlights important electrical and physical characteristics of the device.

### 1.1 Description

This family of 32-bit system-on-chip (SoC) microcontrollers is the latest achievement in integrated automotive application controllers. It belongs to an expanding family of automotive-focused products designed to address the next wave of body electronics applications within the vehicle.

The advanced and cost-efficient c2003 host processor core of this automotive controller family complies with the Power Architecture technology and only implements the VLE (variable-length encoding) APU (Auxiliary Processor Unit), providing improved code density. It operates at speeds of up to 64 MHz and offers high performance processing optimized for low power consumption. It capitalizes on the available development infrastructure of current Power Architecture devices and is supported with software drivers, operating systems and configuration code to assist with users implementations.

Table 1. CCFC2010BC family comparison
$\left.\begin{array}{|c|c|c|c|c|c|c|c|c|}\hline \text { NO. } & \begin{array}{c}\text { Version } \\ \text { Function }\end{array} & \begin{array}{c}\text { CCFC2010BC3 } \\ \text { 0L3 }\end{array} & \begin{array}{c}\text { CCFC2010BC3 } \\ \text { 0L1 }\end{array} & \begin{array}{c}\text { CCFC2010BC3 } \\ \text { 0LF }\end{array} & \begin{array}{c}\text { CCFC2010BC3 } \\ \text { 0QD }\end{array} & \begin{array}{c}\text { CCFC2010BC2 } \\ \text { 0L1 }\end{array} & \begin{array}{c}\text { CCFC2010BC2 } \\ \text { 0LF }\end{array} \\ \hline 1 & \text { CPU } & \begin{array}{c}\text { C2003(compatib } \\ \text { le with e200z3) }\end{array} & \begin{array}{c}\text { C2003(compatibl } \\ \text { e with e200z3) }\end{array} & \begin{array}{c}\text { C2003(compatibl } \\ \text { e with e200z3) }\end{array} & \begin{array}{c}\text { C2003(compatibl } \\ \text { e with e200z3) }\end{array} & \begin{array}{c}\text { C2003(compatibl } \\ \text { e with e200z3) }\end{array} & \begin{array}{c}\text { C2003(compatibl } \\ \text { e with e200z3) }\end{array} \\ \hline \text { C2003(compatibl } \\ \text { e with e200z3) }\end{array}\right]$

Block diagram

## 2 Block diagram

Figure 1 shows a top-level block diagram of the CCFC2010BC.


Figure 1. CCFC2010BC block diagram

Table 2 summarizes the functions of the blocks present on the CCFC2010BC.

Table 2. CCFC2010BC series block summary

| Block |  |
| :--- | :--- |
| Analog-to-digital converter (ADC) | Converts analog voltages to digital values |
| Boot assist module (BAM) | A block of read-only memory containing VLE code which is executed according <br> to the boot mode of the device |
| Clock generation module <br> (MC_CGM) | Provides logic and control required for the generation of system and peripheral <br> clocks |
| Clock monitor unit (CMU) | Monitors clock source (internal and external) integrity |
| Cross triggering unit (CTU) | Enables synchronization of ADC conversions with a timer event from the eMIOS <br> or from the PIT |
| Crossbar switch (XBAR) | Supports simultaneous connections between two master ports and three slave <br> ports. The crossbar supports a 32-bit address bus width and a 64-bit data bus <br> width. |
| Deserial serial peripheral interface <br> (DSPI) | Provides a synchronous serial interface for communication with external devices |
| Enhanced direct memory access <br> (eDMA) | Performs complex data transfers with minimal intervention from a host processor <br> via "n" programmable channels |
| Enhanced modular input output <br> system (eMIOS) | Provides the functionality to generate or measure events |
| Error correction status module <br> (ECSM) | Provides a myriad of miscellaneous control functions for the device including <br> program-visible information about configuration and revision levels, a reset status <br> register, wakeup control for exiting sleep modes, and optional features such as <br> information on memory errors reported by error-correcting codes |
| Mode entry module (MC_ME) | Provides a mechanism for controlling the device operational mode and <br> modetransition sequences in all functional states; also manages the power <br>  <br> Montrol unit, reset generation module and clock generation module, and holds the <br> configuration, control and status registers accessible for applications |
| LINFlex controller | Handles external events that must produce an immediate response, such as <br> power down detection |
| JTAG contection unit (MPU) | Provides hardware access control for all memory references generated in a <br> device |
| Flash memory | Manages a high number of LIN (Local Interconnect Network protocol) messages <br> efficiently with a minimum of CPU load |
| FlexCAN (controller area network) | Supports the standard CAN communications protocol |
| Frequency-modulated <br> phase-locked loop (FMPLL) | Generates high-speed system clocks and supports programmable frequency <br> modulation |
| mubblock |  |

Table 2. CCFC2010BC series block summary (continued)

| Block | Function |
| :--- | :--- |
| Periodic interrupt timer (PIT) | Produces periodic interrupts and triggers |
| Power control unit (MC_PCU) | Reduces the overall power consumption by disconnecting parts of the device <br> from the power supply via a power switching device; device components are <br> grouped into sections called "power domains" which are controlled by the PCU |
| Real-time counter (RTC) | A free running counter used for time keeping applications, the RTC can be <br> configured to generate an interrupt at a predefined interval independent of the <br> mode of operation (run mode or low-power mode) |
| Reset generation module <br> (MC_RGM) | Centralizes reset sources and manages the device reset sequence of the device |
| Static random-access memory <br> (SRAM) | Provides storage for program code, constants, and variables |
| System integration unit lite (SIUL) | Provides control over all the electrical pad controls and up 32 ports with 16 bits <br> of bidirectional, general-purpose input and output signals and supports up to 32 <br> external interrupts with trigger event configuration |
| System status and configuration <br> module (SSCM) | Provides system configuration and status data (such as memory size and status, <br> device mode and security status), device identification data, debug status port <br> enable and selection, and bus and peripheral abort enable/disable |
| System timer module (STM) | Provides a set of output compare events to support AUTOSAR (Automotive Open <br> System Architecture) and operating system tasks |
| Software watchdog timer (SWT) | Provides protection from runaway code |
| Wakeup unit (WKPU) | The wakeup unit supports up to 27 external sources that can generate interrupts <br> or wakeup events, of which 1 can cause non-maskable interrupt requests or <br> wakeup events. |

## 3 Signal description

### 3.1 Package pinouts

Figure 2, Figure 3, Figure 4, Figure 5 Figure 6 and Figure 7 show the location of the signals on the packages that this chip is available in.

For more information on pin multiplexing on this chip, see Table 3 through Table 6.


Figure 2. CCFC2010BC20QD 32-pin QFN pinout


Figure 3. CCFC2010BC30QD 32-pin QFN pinout


Figure 4. CCFC2010BC20LF 48-pin TQFP pinout


Figure 5. CCFC2010BC30LF 48-pin TQFP pinout


Figure 6 CCFC2010BC20L1 64-pin LQFP pinout


Figure 7. CCFC2010BC30L1 64-pin LQFP pinout


Figure 8. CCFC2010BC30L3 100-pin LQFP pinout

### 3.2 Pad configuration during reset phases

All pads have a fixed configuration under reset.
During the power-up phase, all pads are forced to tristate.
After power-up phase, all pads are tristate with the following exceptions:

- PA[9] (FAB) is pull-down. Without external strong pull-up the device starts fetching from flash.
- PA[8] and PC[0] are in input weak pull-up when out of reset.
- RESET pad is driven low by the device till 40 FIRC clock cycles after phase 2 completion. Minimum phase 3 duration is 40 FIRC cycles.
- Nexus output pads (MDO[n], MCKO, EVTO, MSEO) are forced to output.


### 3.3 Pad configuration during standby mode exit

Pad configuration (input buffer enable, pull enable) for low -power wakeup pads is controlled by both the SIUL and WKPU modules. During standby exit, all low power pads PA[0,1,2,4,15], PB[1,3,8,9,10]1, $\mathrm{PC}[7,9,11], \mathrm{PD}[0,1]$ are configured according to their respective configuration done in the WKPU module. All other pads will have the same configuration as expected after a reset.

The TDO pad has been moved into the STANDBY domain in order to allow low-power debug handshaking in STANDBY mode. However, no pull-resistor is active on the TDO pad while in STANDBY mode. At this time the pad is configured as an input. When no debugger is connected the TDO pad is floating causing additional current consumption.

To avoid the extra consumption TDO must be connected. An external pull-up resistor in the range of $47-100 \mathrm{kOhms}$ should be added between the TDO pin and VDD. Only if the TDO pin is used as an application pin and a pull-up cannot be used should a pull-down resistor with the same value be used instead between the TDO pin and GND.

### 3.4 Voltage supply pins

Voltage supply pins are used to provide power to the device. Three dedicated pins are used for 1.2 V regulator stabilization.

Table 3. Voltage supply pin descriptions

| Port pin | Function | Pin number |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{gathered} 100 \\ \text { LQFP } \end{gathered}$ | $\begin{gathered} 48 \\ \text { TQFP } \end{gathered}$ | $\begin{gathered} 64 \\ \text { LQFP } \end{gathered}$ | $\begin{gathered} 32 \\ \text { QFN } \end{gathered}$ |
| VDD_HV | Digital supply voltage | $\begin{gathered} 15,37,52,70 \\ 84 \end{gathered}$ | 22,26,42 | 7,28,34,56 | 28 |
| VSS | Digital ground | $\begin{gathered} 14,18 \\ 33,35,51,6 \\ 9,83,86 \end{gathered}$ | $\begin{gathered} 4,7,19 \\ 25,41,44 \end{gathered}$ | $\begin{gathered} 6,10,24,26 \\ 33,55,58 \end{gathered}$ | leadframe |
| VDD_LV | 1.2 V decoupling pins. Decoupling capacitor must be connected between these pins and the nearest $V_{\text {SS_LV }}$ pin. ${ }^{1}$ | 19, 32, 85 | 8,18,43 | 11,23,57 | 4 |

1. $\mathrm{PB}[8,9]$ ports have wakeup functionality in all modes except STANDBY.

Table 3. Voltage supply pin descriptions (continued)

| Port pin | Function |  |  | Pin number |  |  |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
|  |  | 100 <br> LQFP | 48 <br> TQFP | 64 <br> LQFP | 32 <br> QFN |  |
| VDD_BV | Internal regulator supply voltage | 20 | 9 | 12 | 5 |  |
| ADC_VRL | Reference ground and analog <br> ground for the A/D converter | 51 | 25 | 33 | 14 |  |
| ADC_VRH | Reference voltage and analog supply <br> for the A/D converter | 52 | 26 | 34 | 15 |  |

### 3.5 Pad types

In the device the following types of pads are available for system pins and functional port pins:

```
S = Slow \({ }^{1}\)
\(\mathrm{M}=\) Medium \(^{12}\)
F \(=\) Fast \(^{1}{ }^{2}\)
\(\mathrm{I}=\) Input only with analog feature \({ }^{1}\)
J = Input/Output ('S' pad) with analog feature
\(\mathrm{X}=\) Oscillator
```


### 3.6 System pins

The system pins are listed in Table 4.

[^0]Table 4. System pin descriptions

| Port pin | Function | I/O directio n | Pad type | RESET config. | Pin number |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | $\begin{gathered} 100 \\ \text { LQFP } \end{gathered}$ | $\begin{gathered} 48 \\ \text { TQFP } \end{gathered}$ | $\begin{gathered} 64 \\ \text { LQFP } \end{gathered}$ | $\begin{gathered} 32 \\ \text { QFN } \end{gathered}$ |
| $\overline{\text { RESET }}$ | Bidirectional reset with Schmitt-Trigger characteristics and noise filter. | I/O | M | Input weak pull-up after RGM PHASE2 and 40 FIRC cycles | 17 | 6 | 9 | 3 |
| EXTAL | Analog output of the oscillator amplifier circuit, when the oscillator is not in bypass mode. <br> Analog input for the clock generator when the oscillator is in bypass mode. | I/O | X | Tristate | 36 | 21 | 27 | 11 |
| XTAL | Analog input of the oscillator amplifier circuit. Needs to be grounded if oscillator bypass mode is used. | I | X | Tristate | 34 | 20 | 25 | 10 |

### 3.7 Functional port pins

The functional port pins are listed in Table 5.
Table 5. Functional port pin descriptions

| Port pin | PCR register | Alternat e function 1 | Function | $\begin{aligned} & \overline{\Pi ँ} \\ & \text { © } \\ & \text { 른 } \\ & \overline{0} \end{aligned}$ | $\bigcirc \xlongequal{\text { O }}$ | $\begin{aligned} & 00 \\ & \stackrel{2}{2} \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & \stackrel{\leftarrow}{山 / 2} \\ & \underset{\sim}{\rightleftarrows} \end{aligned}$ | Pin number ${ }^{4}$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  | $\begin{gathered} 100 \\ \text { LQFP } \end{gathered}$ | $\begin{gathered} 48 \\ \text { TQFP } \end{gathered}$ | $\begin{gathered} 64 \\ \text { LQFP } \end{gathered}$ | $\begin{gathered} 32 \\ \text { QFN } \end{gathered}$ |
| Port A |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{PA}[0]$ | PCR[0] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - | GPIO[0] <br> EOUC[0] <br> CLKOUT <br> EOUC[13] <br> WKPU[19] ${ }^{5}$ | SIUL eMIOS_0 MC_CGM eMIOS_0 WKPU | $\begin{gathered} \text { I/O } \\ \text { I/O } \\ \mathrm{O} \\ \mathrm{I} / \mathrm{O} \\ \mathrm{I} \end{gathered}$ | M | Tristate | 12 | 3 | 5 | 2 |
| PA[1] | PCR[1] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - | GPIO[1] <br> EOUC[1] NMI $^{6}$ $\qquad$ <br> WKPU[2] ${ }^{5}$ | $\begin{gathered} \text { SIUL } \\ \text { eMIOS_0 } \\ \text { WKPU } \\ \text { WKPU } \end{gathered}$ | $\begin{aligned} & \text { I/O } \\ & \text { I/O } \\ & \text { I } \\ & \hline-1 \end{aligned}$ | S | Tristate | 7 | 2 | 4 | 1 |
| PA[2] | PCR[2] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - | $\begin{gathered} \text { GPIO[2] } \\ \text { EOUC[2] } \\ - \\ \text { MA[2] } \\ \text { WKPU[3] } \end{gathered}$ | $\begin{gathered} \text { SIUL } \\ \text { eMIOS_0 } \\ -\overline{1} \\ \text { ADC_0 } \\ \text { WKPU } \end{gathered}$ | $\begin{gathered} \text { I/O } \\ 1 / 0 \\ \hline-\mathrm{O} \\ \mathrm{I} \end{gathered}$ | S | Tristate | 5 | 1 | 3 | - |


| Port pin | PCR register | Alternat e function 1 | Function | 피©은© |  | $\begin{aligned} & 0 \\ & \stackrel{0}{2} \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ |  | Pin number ${ }^{4}$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  | $\begin{gathered} 100 \\ \text { LQFP } \end{gathered}$ | $\begin{gathered} 48 \\ \text { TQFP } \end{gathered}$ | $\begin{gathered} 64 \\ \text { LQFP } \end{gathered}$ | $\begin{gathered} 32 \\ \text { QFN } \end{gathered}$ |
| PA[3] | PCR[3] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - | $\begin{gathered} \text { GPIO[3] } \\ \text { EOUC[3] } \\ \text { LIN5TX } \\ \text { CS4_1 } \\ \text { EIRQ[0] } \\ \text { ADC1_S[0] } \end{gathered}$ | SIUL eMIOS_0 LINFlex_5 DSPI_1 SIUL ADC_1 | $\begin{gathered} \text { I/O } \\ \text { I/O } \\ \text { O } \\ 0 \\ \text { I } \\ \text { in } \end{gathered}$ | J | Tristate | 68 | 31 | 43 | 18 |
| PA[4] | PCR[4] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - | $\begin{gathered} \text { GPIO[4] } \\ \text { E0UC[4] } \\ \text { CSO_1 } \\ \text { LIN5RX } \\ \text { WKPU[9]5 } \end{gathered}$ | SIUL eMIOS_0 - DSPI_1 LINFIex_5 WKPU | $\begin{gathered} \text { I/O } \\ \text { I/O } \\ \hline \mathrm{I} / \mathrm{O} \\ \mathrm{I} \\ \mathrm{I} \end{gathered}$ | S | Tristate | 29 | - | 20 | 9 |
| PA[5] | PCR[5] | AFO <br> AF1 <br> AF2 <br> AF3 | GPIO[5] EOUC[5] LIN4TX $\qquad$ | $\begin{aligned} & \text { SIUL } \\ & \text { eMIOS_0 } \\ & \text { LINFlex_4 } \end{aligned}$ | $\begin{gathered} 1 / \mathrm{O} \\ \mathrm{I} / \mathrm{O} \\ \mathrm{O} \\ \hline \end{gathered}$ | M | Tristate | 79 | - | 51 | - |
| PA[6] | PCR[6] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - | GPIO[6] <br> EOUC[6] <br> CS1_1 <br> EIRQ[1] <br> LIN4RX | $\begin{gathered} \text { SIUL } \\ \text { eMIOS_0 } \\ --1 \\ \text { DSPI_1 } \\ \text { SIUL } \\ \text { LINFlex_4 } \end{gathered}$ | $\begin{aligned} & \text { I/O } \\ & 1 / \mathrm{O} \\ & \hline-\mathrm{O} \\ & 1 \\ & 1 \end{aligned}$ | S | Tristate | 80 | - | 52 | - |
| PA[7] | PCR[7] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - | $\begin{gathered} \text { GPIO[7] } \\ \text { E0UC[7] } \\ \text { LIN3TX } \\ - \\ \text { EIRQ[2] } \\ \text { ADC1_S[1] } \end{gathered}$ | $\begin{gathered} \text { SIUL } \\ \text { eMIOS_0 } \\ \text { LINFlex_3 } \\ -- \\ \text { SIUL } \\ \text { ADC_1 } \end{gathered}$ | $\begin{gathered} 1 / 0 \\ 1 / 0 \\ 0 \\ \hline 1 \\ \hline 1 \end{gathered}$ | J | Tristate | 71 | 32 | 44 | 19 |
| PA[8] | PCR[8] | AFO <br> AF1 <br> AF2 <br> AF3 <br> $\overline{\mathrm{N} / \mathrm{A}^{7}}$ <br> - | GPIO[8] <br> EOUC[8] <br> EOUC[14] <br> EIRQ[3] <br> ABS[0] <br> LIN3RX | SIUL eMIOS_0 eMIOS_0 <br> SIUL <br> BAM LINFlex_3 | I/O <br> $1 / O$ $1 / 0$ $1 / O$ -1 1 1 <br> I/O <br> I/O <br> - | S | Input, weak pull-up | 72 | 33 | 45 | 20 |
| PA[9] | PCR[9] | AFO <br> AF1 <br> AF2 <br> AF3 <br> $\mathrm{N} / \mathrm{A}^{7}$ | $\begin{gathered} \text { GPIO[9] } \\ \text { EOUC[9] } \\ -\overline{C S 2 \_1} \\ \text { FAB } \end{gathered}$ | $\begin{gathered} \text { SIUL } \\ \text { eMIOS_0 } \\ \overline{-} \\ \text { DSPI_1 } \\ \text { BAM } \end{gathered}$ | $\begin{aligned} & 1 / 0 \\ & 1 / 0 \\ & \hline-\bar{O} \\ & 1 \end{aligned}$ | S | Pulldown | 73 | 34 | 46 | 21 |
| PA[10] | PCR[10] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - | $\begin{gathered} \text { GPIO[10] } \\ \text { EOUC[10] } \\ \text { SDA } \\ \text { LIN2TX } \\ \text { ADC1_S[2] } \end{gathered}$ | $\begin{gathered} \text { SIUL } \\ \text { eMIOS_0 } \\ I^{2} \mathrm{C} \_0 \\ \text { LINFIex_2 } \\ \text { ADC_1 } \end{gathered}$ | $\begin{gathered} \hline \mathrm{I} / \mathrm{O} \\ \mathrm{I} / \mathrm{O} \\ \mathrm{I} / \mathrm{O} \\ \mathrm{O} \\ \mathrm{I} \end{gathered}$ | J | Tristate | 74 | 35 | 47 | 22 |


| Port pin | PCR register | Alternat e function 1 | Function | $\begin{aligned} & \overline{\Pi ँ} \\ & \text { © } \\ & \frac{0}{2} \\ & 0 \end{aligned}$ |  | $\begin{aligned} & \otimes \\ & \stackrel{\circ}{2} \\ & \text { ס } \\ & 0 \end{aligned}$ |  | Pin number ${ }^{4}$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  | $\begin{gathered} 100 \\ \text { LQFP } \end{gathered}$ | $\begin{gathered} 48 \\ \text { TQFP } \end{gathered}$ | $\begin{gathered} 64 \\ \text { LQFP } \end{gathered}$ | $\begin{gathered} 32 \\ \text { QFN } \end{gathered}$ |
| PA[11] | PCR[11] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - <br> - | $\begin{gathered} \hline \text { GPIO[11] } \\ \text { EOUC[11] } \\ \text { SCL } \\ - \\ \text { EIRQ[16] } \\ \text { LIN2RX } \\ \text { ADC1_S[3] } \end{gathered}$ | $\begin{gathered} \text { SIUL } \\ \text { eMIOS_0 } \\ \text { I'C_0 }^{2}- \\ \text { SIUL } \\ \text { LINFlex_2 } \\ \text { ADC_1 } \end{gathered}$ | $\begin{aligned} & \text { I/O } \\ & \text { I/O } \\ & \text { I/O } \\ & \hline \text { I } \\ & 1 \end{aligned}$ | J | Tristate | 75 | 36 | 48 | 23 |
| PA[12] | PCR[12] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - <br> - | $\begin{gathered} \text { GPIO[12] } \\ - \\ \text { EOUC[28] } \\ \text { CS3_1 } \\ \text { EIRQ[17] } \\ \text { SIN_0 } \end{gathered}$ | $\begin{gathered} \text { SIUL } \\ \text { eMIOS_0 } \\ \text { DSPI_1 } \\ \text { SIUL } \\ \text { DSPI_0 } \end{gathered}$ | $\begin{gathered} 1 / 0 \\ \hline 1 / 0 \\ 0 \\ 1 \\ 1 \end{gathered}$ | S | Tristate | 31 | 17 | 22 | - |
| PA[13] | PCR[13] | AFO <br> AF1 <br> AF2 <br> AF3 | GPIO[13] <br> SOUT_0 <br> EOUC[29] <br> - | $\begin{gathered} \text { SIUL } \\ \text { DSPI_0 } \\ \text { eMIOS_0 } \end{gathered}$ | $\begin{gathered} \mathrm{I} \mathrm{O} \\ \mathrm{O} \\ \mathrm{I} / \mathrm{O} \\ \hline \end{gathered}$ | M | Tristate | 30 | 16 | 21 | - |
| PA[14] | PCR[14] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - | $\begin{gathered} \text { GPIO[14] } \\ \text { SCK_0 } \\ \text { CSO_0 } \\ \text { EOUC[0] } \\ \text { EIRQ[4] } \end{gathered}$ | $\begin{gathered} \text { SIUL } \\ \text { DSPI_0 } \\ \text { DSPI_0 } \\ \text { eMIOS_0 } \\ \text { SIUL } \end{gathered}$ | $\begin{aligned} & \text { I/O } \\ & \text { I/O } \\ & \text { I/O } \\ & \text { I/O } \\ & \text { I } \end{aligned}$ | M | Tristate | 28 | 15 | 19 | - |
| PA[15] | PCR[15] | AF0 <br> AF1 <br> AF2 <br> AF3 <br> - | $\begin{gathered} \text { GPIO[15] } \\ \text { CSO_0 } \\ \text { SCK_0 } \\ \text { EOUC[1] } \\ \text { WKPU[10] } \end{gathered}$ | $\begin{gathered} \text { SIUL } \\ \text { DSPI_0 } \\ \text { DSPI_0 } \\ \text { eMIOS_0 } \\ \text { WKPU } \end{gathered}$ | $\begin{gathered} \text { I/O } \\ \text { I/O } \\ \text { I/O } \\ \text { I/O } \\ \text { I } \end{gathered}$ | M | Tristate | 27 | 14 | 18 | - |
| Port B |  |  |  |  |  |  |  |  |  |  |  |
| PB[0] | PCR[16] | AFO <br> AF1 <br> AF2 <br> AF3 | GPIO[16] <br> CANOTX <br> EOUC[30] <br> LINOTX | SIUL FlexCAN_0 eMIOS_0 LINFlex_0 | $\begin{gathered} \mathrm{I} / \mathrm{O} \\ \mathrm{O} \\ \mathrm{I} / \mathrm{O} \\ \mathrm{O} \end{gathered}$ | M | Tristate | 23 | 10 | 14 | 7 |
| PB[1] | PCR[17] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - <br> — | GPIO[17] <br> EOUC[31] $\qquad$ WKPU[4] ${ }^{5}$ CANORX LINORX | SIUL $\qquad$ eMIOS_0 $\qquad$ <br> WKPU FlexCAN_0 LINFlex_0 | $\begin{gathered} 1 / \mathrm{O} \\ \hline \mathrm{I} / \mathrm{O} \\ \hline \mathrm{I} \\ 1 \\ 1 \end{gathered}$ | S | Tristate | 24 | 11 | 15 | 8 |


| Port pin | PCR register | Alternat e function 1 | Function |  |  | $\begin{aligned} & 0 \\ & \stackrel{0}{2} \\ & \text { O} \\ & 0 \end{aligned}$ |  | Pin number ${ }^{4}$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  | $\begin{gathered} 100 \\ \text { LQFP } \end{gathered}$ | $\begin{gathered} 48 \\ \text { TQFP } \end{gathered}$ | $\begin{gathered} 64 \\ \text { LQFP } \end{gathered}$ | $\begin{gathered} 32 \\ \text { QFN } \end{gathered}$ |
| PB[2] | PCR[18] | AFO <br> AF1 <br> AF2 <br> AF3 | $\begin{gathered} \text { GPIO[18] } \\ \text { LINOTX } \\ \text { SDA } \\ \text { EOUC[30] } \end{gathered}$ | $\begin{gathered} \text { SIUL } \\ \text { LINFlex_0 } \\ \text { I}^{2} \mathrm{C} \_0 \\ \text { eMIOS_0 } \end{gathered}$ | $\begin{gathered} \text { I/O } \\ \text { O } \\ \text { I/O } \\ \text { I/O } \end{gathered}$ | M | Tristate | 100 | - | 64 | - |
| $\mathrm{PB}[3]$ | PCR[19] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - | $\begin{gathered} \text { GPIO[19] } \\ \text { EOUC[31] } \\ \text { SCL } \\ - \\ \text { WKPU[11] } \\ \text { LINORX } \end{gathered}$ | $\begin{gathered} \text { SIUL } \\ \text { eMIOS_0 } \\ \text { I'C_0 }^{2}- \\ \text { WKPU } \\ \text { LINFlex_0 } \end{gathered}$ | $\begin{aligned} & \text { I/O } \\ & \text { I/O } \\ & \text { I/O } \\ & \hline \text { I } \\ & \hline \end{aligned}$ | S | Tristate | 1 | - | 1 | - |
| PB[4] | PCR[20] | AFO <br> AF1 <br> AF2 <br> AF3 <br> — <br> - | $\begin{gathered} - \\ - \\ - \\ \text { ADC0_P[0] } \\ \text { ADC1_P[0] } \\ \text { GPIO[20] } \end{gathered}$ | ADC_0 ADC_1 SIUL | $\begin{aligned} & - \\ & - \\ & \hline \text { I } \\ & \text { I } \\ & \text { I } \end{aligned}$ | 1 | Tristate | 50 | - | 32 | - |
| $\mathrm{PB}[5]$ | PCR[21] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - <br> - | $\begin{gathered} \text { - } \\ \text { - } \\ \text { ADC0_P[1] } \\ \text { ADC1_P[1] } \\ \text { GPIO[21] } \end{gathered}$ | ADC_0 ADC 1 SIUL | $\begin{aligned} & - \\ & - \\ & \hline \text { I } \\ & \text { I } \\ & \text { I } \end{aligned}$ | 1 | Tristate | 53 | 27 | 35 | - |
| PB[6] | PCR[22] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - <br> — | $\begin{gathered} - \\ - \\ - \\ \text { ADC0_P[2] } \\ \text { ADC1_P[2] } \\ \text { GPIO[22] } \end{gathered}$ | ADC_0 ADC 1 <br> SIUL | $\begin{aligned} & - \\ & - \\ & \hline \mathbf{I} \\ & \text { I } \\ & \text { I } \end{aligned}$ | 1 | Tristate | 54 | 28 | 36 | - |
| PB[7] | PCR[23] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - <br> — | $\begin{gathered} - \\ - \\ - \\ \text { ADCO_P } \\ \text { ADC1_P[3] } \\ \text { GPIO[23] } \end{gathered}$ | ADC_0 <br> ADC 1 <br> SIUL | $\begin{aligned} & - \\ & \text { - } \\ & \hline \text { I } \\ & 1 \\ & 1 \end{aligned}$ | 1 | Tristate | 55 | 29 | 37 | - |


| Port pin | PCR register | Alternat e function 1 | Function | $\begin{aligned} & \overline{\Pi \pi} \\ & \text { © } \\ & \text { 은 } \\ & \vdots \end{aligned}$ |  | $\begin{aligned} & 00 \\ & \stackrel{0}{2} \\ & 0 \\ & 0 \\ & \hline 0 \end{aligned}$ |  | Pin number ${ }^{4}$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  | $\begin{gathered} 100 \\ \text { LQFP } \end{gathered}$ | $\begin{gathered} 48 \\ \text { TQFP } \end{gathered}$ | $\begin{gathered} 64 \\ \text { LQFP } \end{gathered}$ | $\begin{gathered} 32 \\ \text { QFN } \end{gathered}$ |
| PB[8] | PCR[24] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - <br> - <br> — | $\begin{gathered} \text { GPIO[24] } \\ - \\ - \\ \text { OSC32K_XTAL }^{8} \\ \text { WKPU[25] }^{5} \\ \text { ADC0_S[0] } \\ \text { ADC1_S[4] } \end{gathered}$ | $\begin{gathered} \text { SIUL } \\ - \\ - \\ - \\ \text { OSC32K } \\ \text { WKPU } \\ \text { ADC_0 } \\ \text { ADC_1 } \end{gathered}$ | $\begin{gathered} \hline 1 \\ - \\ - \\ \hline- \\ 1 \\ 1 \end{gathered}$ | 1 | - | 39 | 24 | 30 | 13 |
| PB[9] | PCR[25] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - <br> - <br> - | $\begin{gathered} \hline \text { GPIO[25] } \\ - \\ - \\ \text { OSC32K_EXTAL } \\ 8 \\ \text { WKPU[26] }^{5} \\ \text { ADC0_S[1] } \\ \text { ADC1_S[5] } \end{gathered}$ | $\begin{gathered} \hline \text { SIUL } \\ - \\ - \\ \text { OSC32K } \\ \text { WKPU } \\ \text { ADC_0 } \\ \text { ADC_1 } \end{gathered}$ | $\begin{gathered} \text { I } \\ - \\ - \\ \hline- \\ 1^{9} \\ 1 \end{gathered}$ | 1 | - | 38 | 23 | 29 | 12 |
| $\mathrm{PB}[10]$ | PCR[26] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - <br> - <br> - | $\begin{gathered} \text { GPIO[26] } \\ - \\ - \\ \text { WKPU[8] } \\ \text { ADC0_S[2] } \\ \text { ADC1_S[6] } \end{gathered}$ | $\begin{gathered} \text { SIUL } \\ - \\ - \\ \text { WKPU } \\ \text { ADC_0 } \\ \text { ADC_1 } \end{gathered}$ | $\begin{aligned} & 1 / 0 \\ & \hline- \\ & \hline- \\ & 1 \\ & 1 \end{aligned}$ | J | Tristate | 40 | - | 31 | - |
| PB[11] | PCR[27] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - | $\begin{gathered} \text { GPIO[27] } \\ \text { EOUC[3] } \\ \text { CSO_0 } \\ \text { ADCO_S[3] } \end{gathered}$ | $\begin{gathered} \text { SIUL } \\ \text { eMIOS_0 } \\ -\overline{1} \\ \text { DSPI_0 } \\ \text { ADC_0 } \end{gathered}$ | $\begin{gathered} \text { I/O } \\ \text { I/O } \\ \hline-\bar{I} / \mathrm{O} \\ \hline \end{gathered}$ | J | Tristate | 59 | - | 38 | - |
| PB[12] | PCR[28] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - | $\begin{gathered} \text { GPIO[28] } \\ \text { E0UC[4] } \\ \text { - } \\ \text { CS1_0 } \end{gathered}$ | $\begin{gathered} \text { SIUL } \\ \text { eMIOS_0 } \\ --0 \\ \text { DSPI_0 } \\ \text { ADC_0 } \end{gathered}$ | $\begin{aligned} & 1 / 0 \\ & 1 / 0 \\ & \frac{-}{0} \\ & 1 \end{aligned}$ | J | Tristate | 61 | - | 39 | 16 |
| $\mathrm{PB}[13]$ | PCR[29] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - | $\begin{gathered} \text { GPIO[29] } \\ \text { E0UC[5] } \\ - \\ \text { CS2_0 } \\ \text { ADC0_X[1] } \end{gathered}$ | $\begin{gathered} \text { SIUL } \\ \text { eMIOS_0 } \\ -\overline{1} \\ \text { DSPI_0 } \\ \text { ADC_0 } \end{gathered}$ | $\begin{aligned} & \text { I/O } \\ & 1 / \mathrm{O} \\ & \hline \mathrm{O} \\ & \mathrm{I} \end{aligned}$ | J | Tristate | 63 | - | 40 | 17 |
| PB[14] | PCR[30] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - | $\begin{gathered} \text { GPIO[30] } \\ \text { E0UC[6] } \\ - \\ \text { CS3_0 } \\ \text { ADC0_X[2] } \end{gathered}$ | $\begin{gathered} \text { SIUL } \\ \text { eMIOS_0 } \\ \overline{-} \\ \text { DSPI_0 } \\ \text { ADC_0 } \end{gathered}$ | $\begin{aligned} & \text { I/O } \\ & 1 / O \\ & \hline-\mathrm{O} \\ & \mathrm{I} \end{aligned}$ | J | Tristate | 65 | - | 41 | - |


| Port pin | PCR register | Alternat e function 1 | Function | 플은응 |  | $\begin{aligned} & \mathbb{\circ} \\ & \frac{2}{2} \\ & \frac{0}{0} \end{aligned}$ |  | Pin number ${ }^{4}$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  | $\begin{gathered} 100 \\ \text { LQFP } \end{gathered}$ | $\begin{gathered} 48 \\ \text { TQFP } \end{gathered}$ | $\begin{gathered} 64 \\ \text { LQFP } \end{gathered}$ | $\begin{gathered} 32 \\ \text { QFN } \end{gathered}$ |
| PB[15] | PCR[31] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - | $\begin{gathered} \text { GPIO[31] } \\ \text { EOUC[7] } \\ \text { - } 4 \_0 \\ \text { ADC0_X[3] } \end{gathered}$ | $\begin{gathered} \text { SIUL } \\ \text { eMIOS_0 } \\ -\overline{1} \\ \text { DSPI_0 } \\ \text { ADC_0 } \end{gathered}$ | $\begin{aligned} & \text { I/O } \\ & \text { I/O } \\ & \hline \mathrm{O} \\ & \mathrm{I} \end{aligned}$ | J | Tristate | 67 | 30 | 42 | - |
| Port C |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{PC}[0]^{10}$ | PCR[32] | AFO <br> AF1 <br> AF2 <br> AF3 | GPIO[32] <br> TDI | SIUL <br> JTAGC <br> - | $\frac{\mathrm{I} / \mathrm{O}}{\mathrm{I}}$ | M | Input, weak pull-up | 87 | 45 | 59 | 29 |
| $\mathrm{PC}[1]^{10}$ | PCR[33] | AFO <br> AF1 <br> AF2 <br> AF3 | $\begin{gathered} \text { GPIO[33] } \\ - \\ \text { TDO } \\ - \end{gathered}$ | SIUL JTAGC $\qquad$ | $\begin{gathered} \hline 1 / \mathrm{O} \\ \hline \mathrm{O} \\ \hline \end{gathered}$ | $\mathrm{F}^{11}$ | Tristate | 82 | 40 | 54 | 27 |
| $\mathrm{PC}[2]$ | PCR[34] | AFO <br> AF1 <br> AF2 <br> AF3 | $\begin{aligned} & \text { GPIO[34] } \\ & \text { SCK_1 } \\ & \text { CAN4TX } \\ & \text { DEBUG[0] } \\ & \text { EIRQ[5] } \end{aligned}$ | $\begin{gathered} \text { SIUL } \\ \text { DSPI_1 } \\ \text { FlexCAN_4 } \\ \text { SSCM } \\ \text { SIUL } \end{gathered}$ | $\begin{gathered} \text { I/O } \\ \text { I/O } \\ \mathrm{O} \\ \mathrm{O} \end{gathered}$ | M | Tristate | 78 | 38 | 50 | 25 |
| $\mathrm{PC}[3]$ | PCR[35] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - | $\begin{gathered} \text { GPIO[35] } \\ \text { CSO_1 } \\ \text { MA[0] } \\ \text { DEBUG[1] } \\ \text { EIRQ[6] } \\ \text { CAN4RX } \end{gathered}$ | $\begin{aligned} & \text { SIUL } \\ & \text { DSPI_1 } \\ & \text { ADC_0 } \\ & \text { SSCM } \\ & \text { SIUL } \end{aligned}$ <br> FlexCAN_4 | $\begin{gathered} \text { I/O } \\ \text { I/O } \\ \mathrm{O} \\ \mathrm{O} \\ \mathrm{I} \\ \mathrm{I} \end{gathered}$ | S | Tristate | 77 | 37 | 49 | 24 |
| PC[4] | PCR[36] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - <br> - | ```GPIO[36] E1UC[31] - DEBUG[2] EIRQ[18] SIN_1 CAN3RX``` | $\begin{gathered} \text { SIUL } \\ \text { eMIOS_1 } \\ -- \\ \text { SSCM } \\ \text { SIUL } \\ \text { DSPI_1 } \\ \text { FlexCAN_3 } \end{gathered}$ | $\begin{aligned} & 1 / \mathrm{O} \\ & \mathrm{I} / \mathrm{O} \\ & \hline \mathrm{O} \\ & \mathrm{I} \\ & 1 \\ & 1 \end{aligned}$ | M | Tristate | 92 | 48 | 62 | 32 |
| $\mathrm{PC}[5]$ | PCR[37] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - | $\begin{gathered} \text { GPIO[37] } \\ \text { SOUT_1 } \\ \text { CAN3TX } \\ \text { DEBUG[3] } \\ \text { EIRQ[7] } \end{gathered}$ | SIUL DSPI_1 FlexCAN_3 SSCM SIUL | $\begin{gathered} \hline \mathrm{I} / \mathrm{O} \\ \mathrm{O} \\ \mathrm{O} \\ \mathrm{O} \\ \mathrm{I} \end{gathered}$ | M | Tristate | 91 | 47 | 61 | 31 |


| Port pin | PCR register | Alternat e function 1 | Function | $\begin{aligned} & \overline{\Pi N} \\ & \text { © } \\ & \text { 은 } \\ & \text { © } \end{aligned}$ |  | $\begin{aligned} & \stackrel{\otimes}{2} \\ & \stackrel{1}{2} \\ & \underset{\sim}{\circ} \end{aligned}$ |  | Pin number ${ }^{4}$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  | $\begin{gathered} 100 \\ \text { LQFP } \end{gathered}$ | $\begin{gathered} 48 \\ \text { TQFP } \end{gathered}$ | $\begin{gathered} 64 \\ \text { LQFP } \end{gathered}$ | $\begin{gathered} 32 \\ \text { QFN } \end{gathered}$ |
| PC[6] | PCR[38] | AFO <br> AF1 <br> AF2 <br> AF3 | GPIO[38] <br> LIN1TX <br> E1UC[28] <br> DEBUG[4] | $\begin{gathered} \text { SIUL } \\ \text { LINFlex_1 } \\ \text { eMIOS_1 } \\ \text { SSCM } \end{gathered}$ | $\begin{gathered} \mathrm{I} / \mathrm{O} \\ \mathrm{O} \\ \mathrm{I} / \mathrm{O} \\ \mathrm{O} \end{gathered}$ | S | Tristate | 25 | 12 | 16 | - |
| PC[7] | PCR[39] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - | GPIO[39] <br> E1UC[29] <br> DEBUG[5] <br> LIN1RX <br> WKPU[12] ${ }^{5}$ | $\begin{aligned} & \text { SIUL } \\ & \text { eMIOS_1 } \\ & \text { SSCM } \\ & \text { LINFIex_1 }^{\text {WKPU }} \end{aligned}$ | $\begin{gathered} \mathrm{I} / \mathrm{O} \\ \overline{\mathrm{I} / \mathrm{O}} \\ \mathrm{O} \\ \mathrm{I} \\ \mathrm{I} \end{gathered}$ | S | Tristate | 26 | 13 | 17 | - |
| PC[8] | PCR[40] | AFO <br> AF1 <br> AF2 <br> AF3 | $\begin{gathered} \text { GPIO[40] } \\ \text { LIN2TX } \\ \text { EOUC[3] } \\ \text { DEBUG[6] } \end{gathered}$ | SIUL <br> LINFlex_2 eMIOS_0 SSCM | $\begin{gathered} \mathrm{I} / \mathrm{O} \\ \mathrm{O} \\ \mathrm{I} / \mathrm{O} \\ \mathrm{O} \end{gathered}$ | S | Tristate | 99 | - | 63 | - |
| PC[9] | PCR[41] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - | $\begin{gathered} \hline \text { GPIO[41] } \\ - \\ \text { EOUC[7] } \\ \text { DEBUG[7] } \\ \text { WKPU[13] } \\ \text { LIN2RX } \end{gathered}$ | $\begin{gathered} \text { SIUL } \\ \text { eMIOS_0 } \\ \text { SSCM } \\ \text { WKPU } \\ \text { LINFlex_2 } \end{gathered}$ | $\begin{gathered} \mathrm{I} / \mathrm{O} \\ \overline{\mathrm{I} / \mathrm{O}} \\ \mathrm{O} \\ \mathrm{I} \\ \mathrm{I} \end{gathered}$ | S | Tristate | 2 | - | 2 | - |
| PC[10] | PCR[42] | AFO <br> AF1 <br> AF2 <br> AF3 | $\begin{gathered} \text { GPIO[42] } \\ \text { CAN1TX } \\ \text { CAN4TX } \\ \text { MA[1] } \end{gathered}$ | SIUL FlexCAN_1 FlexCAN_4 ADC_0 | $\begin{gathered} 1 / \mathrm{O} \\ \mathrm{O} \\ \mathrm{O} \\ \mathrm{O} \end{gathered}$ | M | Tristate | 22 | - | 13 | 6 |
| PC[11] | PCR[43] | AFO <br> AF1 <br> AF2 <br> AF3 <br> — <br> - | $\begin{gathered} \hline \text { GPIO[43] } \\ - \\ \text { MA[2] } \\ \text { WKPU[5] } \\ \text { CAN1RX } \\ \text { CAN4RX } \end{gathered}$ | SIUL - ADC_0 WKPU FlexCAN_1 FI ex C | $\begin{aligned} & \hline 1 / 0 \\ & \hline- \\ & \hline 0 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | S | Tristate | 21 | - | - | - |
| $\mathrm{PC}[12]$ | PCR[44] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - | $\begin{gathered} \text { GPIO[44] } \\ \text { EOUC[12] } \\ - \\ - \\ \text { EIRQ[19] } \\ \text { SIN_2 } \end{gathered}$ | $\begin{gathered} \text { SIUL } \\ \text { eMIOS_0 } \\ -\overline{\text { SIUL }} \\ \text { DSPI_2 } \end{gathered}$ | $\begin{aligned} & \text { I/O } \\ & \text { I/O } \\ & \hline- \\ & \text { I } \\ & \hline \end{aligned}$ | M | Tristate | 97 | - | - | - |
| PC[13] | PCR[45] | AFO <br> AF1 <br> AF2 <br> AF3 | $\begin{gathered} \text { GPIO[45] } \\ \text { EOUC[13] } \\ \text { SOUT_2 } \\ =- \end{gathered}$ | $\begin{gathered} \text { SIUL } \\ \text { eMIOS_0 } \\ \text { DSPI_2 } \\ \text { _- } \end{gathered}$ | $\begin{gathered} \text { I/O } \\ \text { I/O } \\ \mathrm{O} \\ \hline \end{gathered}$ | S | Tristate | 98 | - | - | - |


| Port pin | PCR register | Alternat e function 1 | Function | 픙을ㅇ |  | $\begin{aligned} & 0 \\ & \frac{0}{2} \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ |  | Pin number ${ }^{4}$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  | $\begin{gathered} 100 \\ \text { LQFP } \end{gathered}$ | $\begin{gathered} 48 \\ \text { TQFP } \end{gathered}$ | $\begin{gathered} 64 \\ \text { LQFP } \end{gathered}$ | $\begin{gathered} 32 \\ \text { QFN } \end{gathered}$ |
| PC[14] | PCR[46] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - | $\begin{gathered} \text { GPIO[46] } \\ \text { EOUC[14] } \\ \text { SCK_2 } \\ \text { EIRQ[8] } \end{gathered}$ | $\begin{gathered} \text { SIUL } \\ \text { eMIOS_0 } \\ \text { DSPI_2 } \\ \text { SIUL } \end{gathered}$ | $\begin{aligned} & \text { I/O } \\ & \text { I/O } \\ & \text { I/O } \\ & \hline- \end{aligned}$ | S | Tristate | 3 | - | - | - |
| PC[15] | PCR[47] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - | $\begin{gathered} \text { GPIO[47] } \\ \text { EOUC[15] } \\ \text { CSO_2 } \\ \text { - } \\ \text { EIRQ[20] } \end{gathered}$ | $\begin{gathered} \text { SIUL } \\ \text { eMIOS_0 } \\ \text { DSPI_2 } \\ \text { SIUL } \end{gathered}$ | $\begin{aligned} & \text { I/O } \\ & \text { I/O } \\ & \text { I/O } \\ & \hline- \end{aligned}$ | M | Tristate | 4 | - | - | - |
| Port D |  |  |  |  |  |  |  |  |  |  |  |
| PD[0] | PCR[48] | AFO <br> AF1 <br> AF2 <br> AF3 <br> — <br> - | $\begin{gathered} \hline \text { GPIO[48] } \\ - \\ - \\ \text { WKPU[27] } \\ \text { ADC0_P[4] } \\ \text { ADC1_P[4] } \end{gathered}$ | $\begin{gathered} \hline \text { SIUL } \\ - \\ - \\ \text { WKPU } \\ \text { ADC_0 } \\ \text { ADC_1 } \end{gathered}$ | $\begin{gathered} 1 \\ \hline- \\ \hline \text { I } \\ 1 \\ \text { I } \end{gathered}$ | 1 | Tristate | 41 | - | - | - |
| PD[1] | PCR[49] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - <br> — | $\begin{gathered} \hline \text { GPIO[49] } \\ - \\ - \\ \text { WKPU[28] } \\ \text { ADC0_P[5] } \\ \text { ADC1_P[5] } \end{gathered}$ | $\begin{gathered} \hline \text { SIUL } \\ - \\ - \\ \text { WKPU } \\ \text { ADC_0 } \\ \text { ADC_1 } \end{gathered}$ | $\begin{gathered} \text { I } \\ \hline- \\ \hline \text { I } \\ \text { I } \end{gathered}$ | 1 | Tristate | 42 | - | - | - |
| PD[2] | PCR[50] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - | $\begin{gathered} \hline \text { GPIO[50] } \\ - \\ - \\ \text { ADC0_P[6] } \\ \text { ADC1_P[6] } \end{gathered}$ | $\begin{gathered} \text { SIUL } \\ - \\ \overline{-} \\ \text { ADC_0 } \\ \text { ADC_1 } \end{gathered}$ | $\begin{gathered} \mathrm{I} \\ \hline- \\ \hline \text { I } \\ \text { I } \end{gathered}$ | 1 | Tristate | 43 | - | - | - |
| PD[3] | PCR[51] | AF0 <br> AF1 <br> AF2 <br> AF3 <br> — | $\begin{gathered} \text { GPIO[51] } \\ - \\ - \\ \text { ADC0_P[7] } \\ \text { ADC1_P[7] } \end{gathered}$ | $\begin{gathered} \text { SIUL } \\ \overline{-} \\ \overline{-} \\ \hline \text { ADC_0 } \end{gathered}$ ADC_1 | 1 - - I | 1 | Tristate | 44 | - | - | - |
| PD[4] | PCR[52] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - | $\begin{gathered} \hline \text { GPIO[52] } \\ - \\ - \\ \text { ADC0_P[8] } \\ \text { ADC1_P[8] } \end{gathered}$ | $\begin{gathered} \text { SIUL } \\ - \\ \overline{-} \\ \text { ADC_0 } \\ \text { ADC_1 } \end{gathered}$ | $\begin{gathered} 1 \\ \hline- \\ \hline \text { I } \\ \text { I } \end{gathered}$ | 1 | Tristate | 45 | - | - | - |


| Port pin | PCR register | Alternat e function 1 | Function |  |  |  |  | Pin number ${ }^{4}$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  | $\begin{gathered} 100 \\ \text { LQFP } \end{gathered}$ | $\begin{gathered} 48 \\ \text { TQFP } \end{gathered}$ | $\begin{gathered} 64 \\ \text { LQFP } \end{gathered}$ | $\begin{gathered} 32 \\ \text { QFN } \end{gathered}$ |
| PD[5] | PCR[53] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - | $\begin{gathered} \text { GPIO[53] } \\ - \\ - \\ \text { ADC0_P[9] } \\ \text { ADC1_P[9] } \end{gathered}$ | $\begin{gathered} \text { SIUL } \\ - \\ \overline{-} \\ \text { ADC_0 } \end{gathered}$ ADC_1 | $\begin{gathered} \text { I } \\ \hline- \\ \hline \text { I } \\ \text { I } \end{gathered}$ | 1 | Tristate | 46 | - | - | - |
| PD[6] | PCR[54] | AF0 <br> AF1 <br> AF2 <br> AF3 <br> — | GPIO[54] - - ADC0_P[10] ADC1_P[10] | SIUL <br> — <br> - <br> ADC_0 <br> ADC 1 | $\begin{gathered} \mathrm{I} \\ \hline- \\ \hline \text { I } \\ \text { I } \end{gathered}$ | 1 | Tristate | 47 | - | - | - |
| PD[7] | PCR[55] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - | $\begin{gathered} \hline \text { GPIO[55] } \\ - \\ - \\ \text { ADC0_P[11] } \\ \text { ADC1_P[11] } \end{gathered}$ | $\begin{gathered} \text { SIUL } \\ \overline{-} \\ \overline{-} \\ \text { ADC_0 } \\ \text { ADC_1 } \end{gathered}$ | $\begin{gathered} 1 \\ \hline- \\ \hline 1 \\ 1 \end{gathered}$ | 1 | Tristate | 48 | - | - | - |
| PD[8] | PCR[56] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - | $\begin{gathered} \hline \text { GPIO[56] } \\ - \\ - \\ \text { ADCO_P[12] } \\ \text { ADC1_P[12] } \end{gathered}$ | $\begin{gathered} \text { SIUL } \\ - \\ \overline{-} \\ \text { ADC_0 } \\ \text { ADC_1 } \end{gathered}$ | $\begin{gathered} 1 \\ \hline- \\ \hline \text { I } \\ \hline \end{gathered}$ | 1 | Tristate | 49 | - | - | - |
| PD[9] | PCR[57] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - | $\begin{gathered} \text { GPIO[57] } \\ - \\ - \\ \text { ADC0_P[13] } \\ \text { ADC1_P[13] } \end{gathered}$ | $\begin{gathered} \text { SIUL } \\ - \\ \overline{-} \\ \text { ADC_0 } \\ \text { ADC_1 } \end{gathered}$ | $\begin{gathered} \text { I } \\ \hline- \\ \hline \text { I } \\ \text { I } \end{gathered}$ | 1 | Tristate | 56 | - | - | - |
| PD[10] | PCR[58] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - | $\begin{gathered} \text { GPIO[58] } \\ - \\ - \\ \text { ADC0_P[14] } \\ \text { ADC1_P[14] } \end{gathered}$ | $\begin{gathered} \text { SIUL } \\ \overline{-} \\ \overline{-} \\ \text { ADC_0 } \end{gathered}$ ADC_1 | $\begin{aligned} & \text { I } \\ & \hline- \\ & \hline \text { I } \\ & \text { i } \end{aligned}$ | 1 | Tristate | 57 | - | - | - |
| PD[11] | PCR[59] | AFO <br> AF1 <br> AF2 <br> AF3 <br> — | $\begin{gathered} \text { GPIO[59] } \\ - \\ - \\ \text { ADC0_P[15] } \\ \text { ADC1_P[15] } \end{gathered}$ | $\begin{gathered} \text { SIUL } \\ - \\ \overline{-} \\ \text { ADC_0 } \\ \text { ADC_1 } \end{gathered}$ | $\begin{gathered} 1 \\ \hline- \\ \hline \text { I } \\ \text { I } \end{gathered}$ | 1 | Tristate | 58 | - | - | - |


| Port pin | PCR register | Alternat e function 1 | Function |  |  |  |  | Pin number ${ }^{4}$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  | $\begin{gathered} 100 \\ \text { LQFP } \end{gathered}$ | $\begin{gathered} 48 \\ \text { TQFP } \end{gathered}$ | $\begin{gathered} 64 \\ \text { LQFP } \end{gathered}$ | $\begin{gathered} 32 \\ \text { QFN } \end{gathered}$ |
| PD[12] | PCR[60] | AF0 <br> AF1 <br> AF2 <br> AF3 <br> - | $\begin{gathered} \text { GPIO[60] } \\ \text { CS5_0 } \\ \text { EOUC[24] } \\ \text { - } \\ \text { ADC0_S[4] } \end{gathered}$ | $\begin{gathered} \text { SIUL } \\ \text { DSPI_0 } \\ \text { eMIOS_0 } \\ \text { ADC_0 } \end{gathered}$ | $\begin{gathered} 1 / 0 \\ 0 \\ 1 / 0 \\ \hline-1 \end{gathered}$ | J | Tristate | 60 | - | - | - |
| PD[13] | PCR[61] | AF0 <br> AF1 <br> AF2 <br> AF3 <br> - | $\begin{gathered} \text { GPIO[61] } \\ \text { CSO_1 } \\ \text { EOUC[25] } \\ -\quad \\ \text { ADCO_S[5] } \end{gathered}$ | $\begin{gathered} \text { SIUL } \\ \text { DSPI_1 } \\ \text { eMIOS_0 } \\ \overline{\text { ADC_0 }} \end{gathered}$ | $\begin{aligned} & \text { I/O } \\ & \text { I/O } \\ & \text { I/O } \\ & \hline- \end{aligned}$ | J | Tristate | 62 | - | - | - |
| PD[14] | PCR[62] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - | $\begin{gathered} \text { GPIO[62] } \\ \text { CS1_1 } \\ \text { EOUC[26] } \\ -\quad-16[6] \\ \text { ADC0_S } \end{gathered}$ | $\begin{gathered} \text { SIUL } \\ \text { DSPI_1 } \\ \text { eMIOS_0 } \\ \overline{-} \\ \text { ADC_0 } \end{gathered}$ | $\begin{gathered} \mathrm{I} / \mathrm{O} \\ \mathrm{O} \\ \mathrm{I} / \mathrm{O} \\ \hline- \end{gathered}$ | J | Tristate | 64 | - | - | - |
| PD[15] | PCR[63] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - | $\begin{gathered} \text { GPIO[63] } \\ \text { CS2_1 } \\ \text { EOUC[27] } \\ \text { - } \\ \text { ADC0_S[7] } \end{gathered}$ | $\begin{gathered} \text { SIUL } \\ \text { DSPI_1 } \\ \text { eMIOS_0 } \\ \overline{-} \\ \text { ADC_0 } \end{gathered}$ | $\begin{gathered} \mathrm{I} / \mathrm{O} \\ \mathrm{O} \\ \mathrm{I} / \mathrm{O} \\ \hline- \\ \hline \end{gathered}$ | J | Tristate | 66 | - | - | - |
| Port E |  |  |  |  |  |  |  |  |  |  |  |
| PE[0] | PCR[64] | AFO <br> AF1 <br> AF2 <br> AF3 <br> — | $\begin{gathered} \text { GPIO[64] } \\ \text { EOUC[16] } \\ - \\ \text { WKPU[6] } \\ \text { CAN5RX } \end{gathered}$ | SIUL eMIOS_0 - - WKPU FlexCAN_ 5 | $\begin{aligned} & 1 / 0 \\ & 1 / 0 \\ & \hline- \\ & \hline 1 \\ & 1 \end{aligned}$ | S | Tristate | 6 | - | - | - |
| PE[1] | PCR[65] | AFO <br> AF1 <br> AF2 <br> AF3 | GPIO[65] E0UC[17] CAN5TX - | $\begin{gathered} \text { SIUL } \\ \text { eMIOS_0 } \\ \text { FlexCAN_5 } \end{gathered}$ - | $\begin{gathered} \text { I/O } \\ \text { I/O } \\ \mathrm{O} \\ - \end{gathered}$ | M | Tristate | 8 | - | - | - |
| PE[2] | PCR[66] | AFO <br> AF1 <br> AF2 <br> AF3 <br> — | $\begin{gathered} \text { GPIO[66] } \\ \text { EOUC[18] } \\ - \\ \text { EIRQ[21] } \\ \text { SIN_1 } \end{gathered}$ |  | $\begin{aligned} & \hline \text { I/O } \\ & \text { I/O } \\ & \hline- \\ & \hline \text { I } \end{aligned}$ | M | Tristate | 89 | - | - | - |
| PE[3] | PCR[67] | AFO <br> AF1 <br> AF2 <br> AF3 | GPIO[67] <br> EOUC[19] <br> SOUT_1 <br> - | $\begin{gathered} \text { SIUL } \\ \text { eMIOS_0 } \\ \text { DSPI_1 } \end{gathered}$ | $\begin{gathered} \text { I/O } \\ \text { I/O } \\ 0 \\ - \end{gathered}$ | M | Tristate | 90 | - | - | - |


| Port pin | PCR register | Alternat e function 1 | Function | 픙을ㅇ |  |  |  | Pin number ${ }^{4}$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  | $\begin{gathered} 100 \\ \text { LQFP } \end{gathered}$ | $\begin{gathered} 48 \\ \text { TQFP } \end{gathered}$ | $\begin{gathered} 64 \\ \text { LQFP } \end{gathered}$ | $\begin{gathered} 32 \\ \text { QFN } \end{gathered}$ |
| PE[4] | PCR[68] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - | $\begin{gathered} \text { GPIO[68] } \\ \text { EOUC[20] } \\ \text { SCK_1 } \\ \text { E- } \\ \text { EIRQ[9] } \end{gathered}$ | $\begin{gathered} \text { SIUL } \\ \text { eMIOS_0 } \\ \text { DSPI_1 } \\ \text { SIUL } \end{gathered}$ | $\begin{gathered} \text { I/O } \\ 1 / \mathrm{O} \\ 1 / \mathrm{O} \\ \hline \text { I } \end{gathered}$ | M | Tristate | 93 | - | - | - |
| PE[5] | PCR[69] | AFO <br> AF1 <br> AF2 <br> AF3 | $\begin{gathered} \text { GPIO[69] } \\ \text { EOUC[21] } \\ \text { CSO_1 } \\ \text { MA[2] } \end{gathered}$ | $\begin{gathered} \text { SIUL } \\ \text { eMIOS_0 } \\ \text { DSPI_1 } \\ \text { ADC_0 } \end{gathered}$ | $\begin{gathered} \text { I/O } \\ \text { I/O } \\ \mathrm{I} / \mathrm{O} \\ \mathrm{O} \end{gathered}$ | M | Tristate | 94 | - | - | - |
| PE[6] | PCR[70] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - | $\begin{gathered} \text { GPIO[70] } \\ \text { EOUC[22] } \\ \text { CS3_0 } \\ \text { MA[1] } \\ \text { EIRQ[22] } \end{gathered}$ | $\begin{gathered} \text { SIUL } \\ \text { eMIOS_0 } \\ \text { DSPI_0 } \\ \text { ADC_0 } \\ \text { SIUL } \end{gathered}$ | $\begin{gathered} 1 / \mathrm{O} \\ \mathrm{I} / \mathrm{O} \\ \mathrm{O} 0 \\ \mathrm{I} \end{gathered}$ | M | Tristate | 95 | - | - | - |
| PE[7] | PCR[71] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - | $\begin{gathered} \text { GPIO[71] } \\ \text { EOUC[23] } \\ \text { CS2_0 } \\ \text { MA[0] } \\ \text { EIRQ[23] } \end{gathered}$ | $\begin{gathered} \text { SIUL } \\ \text { eMIOS_0 } \\ \text { DSPI_0 } \\ \text { ADC_0 } \\ \text { SIUL } \end{gathered}$ | $\begin{gathered} \mathrm{I} / \mathrm{O} \\ \mathrm{I} / \mathrm{O} \\ \mathrm{O} \\ \mathrm{O} \\ \mathrm{I} \end{gathered}$ | M | Tristate | 96 | - | - | - |
| PE[8] | PCR[72] | AFO <br> AF1 <br> AF2 <br> AF3 | GPIO[72] <br> CAN2TX <br> EOUC[22] <br> CAN3TX | SIUL <br> FlexCAN 2 eMIOS_0 FlexCAN_3 | $\begin{gathered} \mathrm{I} / \mathrm{O} \\ \mathrm{O} \\ \mathrm{I} / \mathrm{O} \\ \mathrm{O} \end{gathered}$ | M | Tristate | 9 | - | - | - |
| PE[9] | PCR[73] | AFO <br> AF1 <br> AF2 <br> AF3 | $\begin{gathered} \text { GPIO[73] } \\ - \\ \text { EOUC[23] } \\ - \\ \text { WKPU[7] } \\ \text { CAN2RX } \\ \text { CAN3RX } \end{gathered}$ | SIUL $\qquad$ <br> eMIOS_0 <br> WKPU <br> FlexCAN 2 FlexCAN_3 | $\begin{gathered} \frac{\mathrm{I} / \mathrm{O}}{\mathrm{I} / \mathrm{O}} \\ \overline{\mathrm{I}} \\ \mathrm{I} \end{gathered}$ | S | Tristate | 10 | - | - | - |
| $\mathrm{PE}[10]$ | PCR[74] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - | $\begin{gathered} \text { GPIO[74] } \\ \text { LIN3TX } \\ \text { CS3_1 } \\ \text { E1UC[30] } \\ \text { EIRQ[10] } \end{gathered}$ | $\begin{gathered} \text { SIUL } \\ \text { LINFlex_3 } \\ \text { DSPI_1 } \\ \text { eMIOS_1 } \\ \text { SIUL } \end{gathered}$ | $\begin{gathered} \hline \mathrm{I} / \mathrm{O} \\ \mathrm{O} \\ \mathrm{O} \\ \mathrm{I} / \mathrm{O} \\ \mathrm{I} \end{gathered}$ | S | Tristate | 11 | - | - | - |
| PE[11] | PCR[75] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - | GPIO[75] EOUC[24] CS4_1 $\qquad$ <br> LIN3RX WKPU[14] ${ }^{5}$ | SIUL eMIOS_0 DSPI_1 $\qquad$ <br> LINFlex_3 WKPU | $\begin{gathered} 1 / \mathrm{O} \\ \mathrm{I} / \mathrm{O} \\ \mathrm{O} \\ \hline \mathrm{I} \\ \mathrm{I} \end{gathered}$ | S | Tristate | 13 | - | - | - |


| Port pin | PCR register | Alternat e function 1 | Function |  |  |  |  | Pin number ${ }^{4}$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  | $\begin{gathered} 100 \\ \text { LQFP } \end{gathered}$ | $\begin{gathered} 48 \\ \text { TQFP } \end{gathered}$ | $\begin{gathered} 64 \\ \text { LQFP } \end{gathered}$ | $\begin{gathered} 32 \\ \text { QFN } \end{gathered}$ |
| PE[12] | PCR[76] | AFO <br> AF1 <br> AF2 <br> AF3 <br> - <br> — | $\begin{gathered} \text { GPIO[76] } \\ - \\ \text { E1UC[19] }^{12} \\ - \\ \text { EIRQ[11] } \\ \text { SIN_2 } \\ \text { ADC1_S[7] } \end{gathered}$ | $\begin{gathered} \text { SIUL } \\ - \\ \text { eMIOS_1 } \\ - \\ \text { SIUL } \\ \text { DSPI_2 } \\ \text { ADC_1 } \end{gathered}$ | $\begin{aligned} & \mathrm{I} / \mathrm{O} \\ & \overline{\mathrm{I} / \mathrm{O}} \\ & \hline- \\ & 1 \\ & 1 \end{aligned}$ | J | Tristate | 76 | - | - | - |
| other |  |  |  |  |  |  |  |  |  |  |  |
| PH[9] |  |  | TCK <br> - | SIUL JTAGC $\qquad$ | $\begin{gathered} 1 / 0 \\ -1 \\ -1 \end{gathered}$ | S | Input, weak pullup | 88 | 46 | 60 | 30 |
| PH[10] |  |  | TMS | SIUL <br> JTAGC <br> - | $\begin{aligned} & \mathrm{I} / \mathrm{O} \\ & -\mathrm{I} \end{aligned}$ | M | Input, weak pullup | 81 | 39 | 53 | 26 |

1 Alternate functions are chosen by setting the values of the PCR.PA bitfields inside the SIUL module. PCR.PA $=00 \rightarrow$ AF0; PCR.PA $=01->A F 1 ;$ PCR.PA $=10->A F 2 ;$ PCR.PA $=11->A F 3$. This is intended to select the output functions; to use one of the input functions, the PCR.IBE bit must be written to ' 1 ', regardless of the values selected in the PCR.PA bitfields. For this reason, the value corresponding to an input only function is reported as "-".
2 Multiple inputs are routed to all respective modules internally. The input of some modules must be configured by setting the values of the PSMIO.PADSELx bitfields inside the SIUL module.
3 The RESET configuration applies during and after reset.
430 L 3 refers to CCFC2010BC30L3, 30L1 refers to CCFC2010BC30L1, 30LF refers to CCFC2010BC30LF
5 All WKPU pins also support external interrupt capability. See the WKPU chapter for further details.
6 NMI has higher priority than alternate function. When NMI is selected, the PCR.AF field is ignored.
7 "Not applicable" because these functions are available only while the device is booting. Refer to the BAM information for details.
8 Value of PCR.IBE bit must be 0
9 This wakeup input cannot be used to exit STANDBY mode.
${ }^{10}$ Out of reset all the functional pins except $\mathrm{PC}[0: 1]$ and $\mathrm{PH}[9: 10]$ are available to the user as GPIO.
$\mathrm{PC}[0: 1]$ are available as JTAG pins (TDI and TDO respectively).
PH[9:10] are available as JTAG pins (TCK and TMS respectively).
It is up to the user to configure these pins as GPIO when needed.
${ }^{11} \mathrm{PC}[1]$ is a fast/medium pad but is in medium configuration by default. This pad is in Alternate Function 2 mode after reset which has TDO functionality. The reset value of PCR.OBE is ' 1 ', but this setting has no impact as long as this pad stays in AF2 mode. After configuring this pad as GPIO (PCR.PA = 0), output buffer is enabled as reset value of PCR.OBE = 1 .
${ }^{12}$ Not available in 48 \& 64 LQFP package

### 3.8 Nexus 2+ pins

Table 6. Nexus 2+ pin descriptions

| Port pin | Function | I/O <br> direction | Pad type | Function <br> after reset |
| :---: | :---: | :---: | :---: | :---: |
| MCKO | Message clock out | O | F | - |
| MDO0 | Message data out 0 | O | M | - |
| MDO1 | Message data out 1 | O | M | - |
| MDO2 | Message data out 2 | O | M | - |
| MDO3 | Message data out 3 | O | M | - |
| EVTI | Event in | I | M | Pull-up |
| EVTO | Event out | O | M | - |
| MSEO | Message start/end out | O | M | - |

## 4 Electrical characteristics

This section contains electrical characteristics of the device as well as temperature and power considerations.

This product contains devices to protect the inputs against damage due to high static voltages. However, it is advisable to take precautions to avoid application of any voltage higher than the specified maximum rated voltages.

To enhance reliability, unused inputs can be driven to an appropriate logic voltage level ( $\mathrm{V}_{\mathrm{DD}}$ or $\mathrm{V}_{\mathrm{SS}}$ ). This could be done by the internal pull-up and pull-down, which is provided by the product for most general purpose pins.

The parameters listed in the following tables represent the characteristics of the device and its demands on the system.

In the tables where the device logic provides signals with their respective timing characteristics, the symbol "CC" for Controller Characteristics is included in the Symbol column.

In the tables where the external system must provide signals with their respective timing characteristics to the device, the symbol "SR" for System Requirement is included in the Symbol column.

### 4.1 Parameter classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding, the classifications listed in Table 7 are used and the parameters are tagged accordingly in the tables where appropriate.

Table 7. Parameter classifications

| Classification tag | Tag description |
| :---: | :--- |
| P | Those parameters are guaranteed during production testing on each individual device. |
| C | Those parameters are achieved by the design characterization by measuring a statistically <br> relevant sample size across process variations. |
| T | Those parameters are achieved by design characterization on a small sample size from typical <br> devices under typical conditions unless otherwise noted. All values shown in the typical column <br> are within this category. |
| D | Those parameters are derived mainly from simulations. |

## NOTE

The classification is shown in the column labeled "C" in the parameter tables where appropriate.

### 4.2 NVUSRO register

Bit values in the Non-Volatile User Options (NVUSRO) Register control portions of the device configuration, namely electrical parameters such as high voltage supply and oscillator margin, as well as digital functionality (watchdog enable/disable after reset). For a detailed description of the NVUSRO register, please refer to the device reference manual.

### 4.2.1 NVUSRO[PAD3V5V] field description

The DC electrical characteristics are dependent on the PAD3V5V bit value. Table 8 shows how NVUSRO[PAD3V5V] controls the device configuration.

Table 8. PAD3V5V field description ${ }^{1}$

| Value $^{2}$ | Description |
| :---: | :--- |
| 0 | High voltage supply is 5.0 V |
| 1 | High voltage supply is 3.3 V | | See the device reference manual for more information on the NVUSRO register. |
| :--- |
| 2 |

Default manufacturing value is ' 1 '. Value can be programmed by customer in Shadow Flash.

### 4.2.2 NVUSRO[WATCHDOG_EN] field description

## Electrical characteristics

The watchdog enable/disable configuration after reset is dependent on the WATCHDOG_EN bit value. Table 10 shows how NVUSRO[WATCHDOG_EN] controls the device configuration.

Table 10. WATCHDOG_EN field description

| Value $^{1}$ |  | Description |
| :---: | :--- | :--- |
| 0 | Disable after reset |  |
| 1 | Enable after reset |  |

1 Default manufacturing value is ' 1 '. Value can be programmed by customer in Shadow Flash.

### 4.3 Absolute maximum ratings

Table 11. Absolute maximum ratings

| Symbol |  | Parameter | Conditions | Value |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min |  | Max |  |
| $\mathrm{V}_{\text {SS }}$ | SR |  | Digital ground on VSS_HV pins | - | 0 | 0 | V |
| $\mathrm{V}_{\mathrm{DD}}$ | SR | Voltage on VDD_HV pins with respect to ground ( $\mathrm{V}_{\mathrm{SS}}$ ) | - | -0.3 | 6.0 | V |
| $\mathrm{V}_{\text {SS_LV }}$ | SR | Voltage on VSS_LV (low voltage digital supply) pins with respect to ground $\left(V_{S S}\right)$ | - | $\mathrm{V}_{S S}-0.1$ | $\mathrm{V}_{S S}+0.1$ | V |
| $\mathrm{V}_{\mathrm{DD} \_} \mathrm{BV}$ | SR | Voltage on VDD_BV (regulator supply) pin with respect to ground ( $\mathrm{V}_{\mathrm{SS}}$ ) | - | -0.3 | 6.0 | V |
|  |  |  | Relative to $\mathrm{V}_{\mathrm{DD}}$ | -0.3 | $\mathrm{V}_{\mathrm{DD}}+0.3$ |  |
| $\mathrm{V}_{\text {SS_ADC }}$ | SR | Voltage on VSS_HV_ADC0, VSS_HV_ADC1 (ADC reference) pins with respect to ground ( $\mathrm{V}_{\mathrm{SS}}$ ) | - | $\mathrm{V}_{\text {SS }}-0.1$ | $\mathrm{V}_{\mathrm{SS}}+0.1$ | V |
| V ${ }_{\text {DD_ADC }}$ | SR | Voltage on VDD_HV_ADC0, VDD_HV_ADC1 (ADC reference) pins with respect to ground ( $\mathrm{V}_{\mathrm{SS}}$ ) | - | -0.3 | 6.0 | V |
|  |  |  | Relative to $\mathrm{V}_{\mathrm{DD}}$ | $\mathrm{V}_{\mathrm{DD}}-0.3$ | $\mathrm{V}_{\mathrm{DD}}+0.3$ |  |

Table 11. Absolute maximum ratings (continued)

| Symbol |  | Parameter | Conditions | Value |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min |  | Max |  |
| $\mathrm{V}_{\text {IN }}$ | SR |  | Voltage on any GPIO pin with respect to ground ( $\mathrm{V}_{\mathrm{SS}}$ ) | - | -0.3 | 6.0 | V |
|  |  | Relative to $\mathrm{V}_{\mathrm{DD}}$ |  | - | $\mathrm{V}_{\mathrm{DD}}+0.3$ |  |  |
| $I_{\text {INJPAD }}$ | SR | Injected input current on any pin during overload condition | - | -10 | 10 | mA |  |
| $\mathrm{I}_{\text {InJSUM }}$ | SR | Absolute sum of all injected input currents during overload condition | - | -50 | 50 |  |  |
| $\mathrm{I}_{\text {AVGSEG }}$ | SR | Sum of all the static I/O current within a supply segment | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \%, \\ & \mathrm{PAD} 3 \mathrm{~V} 5 \mathrm{~V}=0 \end{aligned}$ | - | 70 | mA |  |
|  |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 10 \%, \\ & \text { PAD3V5V }=1 \end{aligned}$ | - | 64 |  |  |
| $\mathrm{T}_{\text {Storage }}$ | SR | Storage temperature | - | -55 | 150 | ${ }^{\circ} \mathrm{C}$ |  |

## NOTE

Stresses exceeding the recommended absolute maximum ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification are not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. During overload conditions $\left(\mathrm{V}_{\mathrm{IN}}>\mathrm{V}_{\mathrm{DD}}\right.$ or $\mathrm{V}_{\mathrm{IN}}<\mathrm{V}_{\mathrm{SS}}$ ), the voltage on pins with respect to ground $\left(\mathrm{V}_{\mathrm{SS}}\right)$ must not exceed the recommended values.

### 4.4 Recommended operating conditions

## Table 12. Recommended operating conditions (3.3 V)

| Symbol |  | Parameter | Conditions | Value |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min |  | Max |  |
| $\mathrm{V}_{\text {SS }}$ | SR |  | Digital ground on VSS_HV pins | - | 0 | 0 | v |
| $\mathrm{V}_{\mathrm{DD}}{ }^{1}$ | SR | Voltage on VDD_HV pins with respect to ground (VSS) | - | 3.0 | 3.6 | V |
| $\mathrm{V}_{\text {Ss_Lv }}{ }^{2}$ | SR | Voltage on VSS_LV (low voltage digital supply) pins with respect to ground ( $\mathrm{V}_{\mathrm{SS}}$ ) | - | $\mathrm{V}_{\text {SS }}-0.1$ | $\mathrm{V}_{\text {SS }}+0.1$ | V |
| $\mathrm{V}_{\mathrm{DD}} \mathrm{BV}{ }^{3}$ | SR | Voltage on VDD_BV pin (regulator supply) with respect to ground ( $\mathrm{V}_{\mathrm{SS}}$ ) | - | 3.0 | 3.6 | V |
|  |  |  | Relative to $\mathrm{V}_{\mathrm{DD}}$ | $\mathrm{V}_{\mathrm{DD}}-0.1$ | $\mathrm{V}_{\mathrm{DD}}+0.1$ |  |
| $\mathrm{V}_{\text {SS_ADC }}$ | SR | Voltage on VSS_HV_ADCO, VSS_HV_ADC1 (ADC reference) pin with respect to ground ( $\mathrm{V}_{\mathrm{SS}}$ ) | - | $\mathrm{V}_{S S}-0.1$ | $\mathrm{V}_{S S}+0.1$ | V |
| $\mathrm{V}_{\text {DD_ADC }}{ }^{4}$ | SR | Voltage on VDD_HV_ADC0, VDD_HV_ADC1 (ADC reference) with respect to ground ( $\mathrm{V}_{\mathrm{SS}}$ ) | - | $3.0^{5}$ | 3.6 | V |
|  |  |  | Relative to $\mathrm{V}_{\mathrm{DD}}$ | $\mathrm{V}_{\mathrm{DD}}-0.1$ | $\mathrm{V}_{\mathrm{DD}}+0.1$ |  |

Table 12. Recommended operating conditions (3.3 V) (continued)

| Symbol |  | Parameter | Conditions | Value |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min |  | Max |  |
| $\mathrm{V}_{\text {IN }}$ | SR |  | Voltage on any GPIO pin with respect to ground ( $\mathrm{V}_{\mathrm{SS}}$ ) | - | $\mathrm{V}_{S S}-0.1$ | - | V |
|  |  | Relative to $\mathrm{V}_{\text {DD }}$ |  | - | $\mathrm{V}_{\text {DD }}+0.1$ |  |  |
| $I_{\text {INJPAD }}$ | SR | Injected input current on any pin during overload condition | - | -5 | 5 | mA |  |
| $\mathrm{I}_{\text {INJSUM }}$ | SR | Absolute sum of all injected input currents during overload condition | - | -50 | 50 |  |  |
| TV ${ }_{\text {DD }}$ | SR | $\mathrm{V}_{\mathrm{DD}}$ slope to ensure correct power up ${ }^{6}$ | - | $3.0^{7}$ | $0.25 \mathrm{~V} / \mu \mathrm{s}$ | $\mathrm{V} / \mathrm{s}$ |  |
| TA C-Grade Part | SR | Ambient temperature under bias | $\mathrm{f}_{\mathrm{CPU}} \leq 64 \mathrm{MHz}^{8}$ | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |  |
| TJ C-Grade Part | SR | Junction temperature under bias | - | -40 | 110 |  |  |
| TA V-Grade Part | SR | Ambient temperature under bias | $\mathrm{f}_{\mathrm{CPU}} \leq 64 \mathrm{MHz}^{8}$ | -40 | 105 |  |  |
| $\mathrm{T}_{J} \mathrm{~V}$-Grade Part | SR | Junction temperature under bias | - | -40 | 130 |  |  |
| TA M-Grade Part | SR | Ambient temperature under bias | $\mathrm{f}_{\mathrm{CPU}} \leq 64 \mathrm{MHz}^{8}$ | -40 | 125 |  |  |
| T ${ }_{\text {J M Grade Part }}$ | SR | Junction temperature under bias | - | -40 | 150 |  |  |

100 nF capacitance needs to be provided between each $\mathrm{V}_{\mathrm{DD}} / V_{\mathrm{SS}}$ pair.
${ }^{2} 330 \mathrm{nF}$ capacitance needs to be provided between each $\mathrm{V}_{\mathrm{DD} \_ \text {LV }} / \mathrm{V}_{\text {SS_LV }}$ supply pair.
${ }^{3} 470 \mathrm{nF}$ capacitance needs to be provided between $\mathrm{V}_{\mathrm{DD} \mathrm{BV}}$ and the nearest $\mathrm{V}_{\text {SS }}$ LV (higher value may be needed depending on external regulator characteristics). Supply ramp slope on VDD_BV should always be faster or equal to slope of VDD_HV. Otherwise, device may enter regulator bypass mode if slope on VDD_BV is slower.
${ }^{4} 100 \mathrm{nF}$ capacitance needs to be provided between $V_{\text {DD_ADC }} / V_{S S \_A D C}$ pair.
${ }^{5}$ Full electrical specification cannot be guaranteed when voltage drops below 3.0 V. In particular, ADC electrical characteristics and I/Os DC electrical specification may not be guaranteed. When voltage drops below $\mathrm{V}_{\text {LVDHVL }}$, device is reset.
${ }^{6}$ Guaranteed by device validation
${ }^{7}$ Minimum value of $T V_{D D}$ must be guaranteed until $\mathrm{V}_{\mathrm{DD}}$ reaches 2.6 V (maximum value of $\mathrm{V}_{\mathrm{PORH}}$ )
${ }^{8}$ When the FMPLL uses the frequency modulation with a modulation depth of $4 \%$ from the center spread frequency, the maximum value of $\mathrm{f}_{\mathrm{CPU}}$ is 66.56 MHz .

Table 13. Recommended operating conditions (5.0 V)

| Symbol |  | Parameter | Conditions | Value |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min |  | Max |  |
| $\mathrm{V}_{\text {ss }}$ | SR |  | Digital ground on VSS_HV pins | - | 0 | 0 | V |
| $\mathrm{V}_{\mathrm{DD}}{ }^{1}$ | SR | Voltage on VDD_HV pins with respect to ground $\left(\mathrm{V}_{\mathrm{SS}}\right)$ | - | 4.5 | 5.5 | V |
|  |  |  | Voltage drop ${ }^{2}$ | 3.0 | 5.5 |  |
| $\mathrm{V}_{\text {SS_Lv }}{ }^{3}$ | SR | Voltage on VSS_LV (low voltage digital supply) pins with respect to ground ( $\mathrm{V}_{\mathrm{SS}}$ ) | - | $\mathrm{V}_{\mathrm{SS}}-0.1$ | $\mathrm{V}_{\text {SS }}+0.1$ | V |
| $\mathrm{V}_{\text {DD_BV }}{ }^{4}$ | SR | Voltage on VDD_BV pin (regulator supply) with respect to ground ( $\mathrm{V}_{\mathrm{SS}}$ ) | - | 4.5 | 5.5 | v |
|  |  |  | Voltage drop ${ }^{2}$ | 3.0 | 5.5 |  |
|  |  |  | Relative to $\mathrm{V}_{\mathrm{DD}}$ | 3.0 | $\mathrm{V}_{\mathrm{DD}}+0.1$ |  |

Table 13. Recommended operating conditions (5.0 V) (continued)

| Symbol |  | Parameter | Conditions | Value |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min |  | Max |  |
| $\mathrm{V}_{\text {SS_ADC }}$ | SR |  | Voltage on VSS_HV_ADC0, VSS_HV_ADC1 (ADC reference) pin with respect to ground ( $\mathrm{V}_{\mathrm{SS}}$ ) | - | $\mathrm{V}_{S S}-0.1$ | $\mathrm{V}_{S S}+0.1$ | V |
| $V_{\text {DD_ADC }}{ }^{5}$ | SR | Voltage on VDD_HV_ADC0, VDD_HV_ADC1 (ADC reference) with respect to ground ( $\mathrm{V}_{\mathrm{SS}}$ ) | - | 4.5 | 5.5 | V |
|  |  |  | Voltage drop ${ }^{2}$ | 3.0 | 5.5 |  |
|  |  |  | Relative to $\mathrm{V}_{\mathrm{DD}}$ | $V_{D D}-0.1$ | $V_{D D}+0.1$ |  |
| $\mathrm{V}_{\text {IN }}$ | SR | Voltage on any GPIO pin with respect to ground $\left(\mathrm{V}_{\mathrm{SS}}\right)$ | - | $\mathrm{V}_{S S}-0.1$ | - | V |
|  |  |  | Relative to $\mathrm{V}_{\mathrm{DD}}$ | - | $\mathrm{V}_{\mathrm{DD}}+0.1$ |  |
| $I_{\text {INJPAD }}$ | SR | Injected input current on any pin during overload condition | - | -5 | 5 | mA |
| $\mathrm{I}_{\text {INJSUM }}$ | SR | Absolute sum of all injected input currents during overload condition | - | -50 | 50 |  |
| TV ${ }_{\text {DD }}$ | SR | $\mathrm{V}_{\mathrm{DD}}$ slope to ensure correct power up ${ }^{6}$ | - | $3.0^{7}$ | $0.25 \mathrm{~V} / \mu \mathrm{s}$ | V/s |
| TA C-Grade Part | SR | Ambient temperature under bias | $\mathrm{f}_{\mathrm{CPU}} \leq 64 \mathrm{MHz}^{8}$ | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |
| TJ c-Grade Part | SR | Junction temperature under bias | - | -40 | 110 |  |
| TA V-Grade Part | SR | Ambient temperature under bias | $\mathrm{f}_{\mathrm{CPU}} \leq 64 \mathrm{MHz}^{8}$ | -40 | 105 |  |
| $\mathrm{T}_{\mathrm{J} \text { V-Grade Part }}$ | SR | Junction temperature under bias | - | -40 | 130 |  |
| TA M-Grade Part | SR | Ambient temperature under bias | $\mathrm{f}_{\mathrm{CPU}} \leq 64 \mathrm{MHz}^{8}$ | -40 | 125 |  |
| $\mathrm{T}_{\text {J M -Grade Part }}$ | SR | Junction temperature under bias | - | -40 | 150 |  |

1100 nF capacitance needs to be provided between each $\mathrm{V}_{\mathrm{DD}} / \mathrm{V}_{\mathrm{SS}}$ pair.
2 Full device operation is guaranteed by design when the voltage drops below 4.5 V down to 3.0 V . However, certain analog electrical characteristics will not be guaranteed to stay within the stated limits.
${ }^{3} 330 \mathrm{nF}$ capacitance needs to be provided between each $\mathrm{V}_{\mathrm{DD}}$ _LV $/ \mathrm{V}_{\text {SS_LV }}$ supply pair.
4470 nF capacitance needs to be provided between $\mathrm{V}_{\mathrm{DD} \text { _BV }}$ and the nearest $\mathrm{V}_{\text {SS_LV }}$ (higher value may be needed depending on external regulator characteristics). While the supply voltage ramps up, the slope on $\mathrm{V}_{\mathrm{DD}}$ _BV should be less than $0.9 \mathrm{~V}_{\mathrm{DD}} \mathrm{HV}$ in order to ensure the device does not enter regulator bypass mode.
5100 nF capacitance needs to be provided between $\mathrm{V}_{\mathrm{DD} \text { _ADC }} / \mathrm{V}_{\text {SS_ADC }}$ pair.
${ }^{6}$ Guaranteed by device validation
7 Minimum value of $T V_{D D}$ must be guaranteed until $\mathrm{V}_{\mathrm{DD}}$ reaches 2.6 V (maximum value of $\mathrm{V}_{\text {PORH }}$ )
8 When the FMPLL uses the frequency modulation with a modulation depth of $4 \%$ from the center spread frequency, the maximum value of $\mathrm{f}_{\mathrm{CPU}}$ is 66.56 MHz .

## NOTE

RAM data retention is guaranteed with $\mathrm{V}_{\mathrm{DD} \_}$LV not below 1.08 V .

### 4.5 Thermal characteristics

### 4.5.1 External ballast resistor recommendations

External ballast resistor on $V_{D D \_B V}$ pin helps in reducing the overall power dissipation inside the device. This resistor is required only when maximum power consumption exceeds the limit imposed by package thermal characteristics.

As stated in Table 14 LQFP thermal characteristics, considering a thermal resistance of 144 LQFP as $48.3^{\circ} \mathrm{C} / \mathrm{W}$, at ambient temperature $\mathrm{T}_{\mathrm{A}}=125^{\circ} \mathrm{C}$, the junction temperature $\mathrm{T}_{\mathrm{j}}$ will cross $150^{\circ} \mathrm{C}$ if the total power dissipation is greater than $(150-125) / 48.3=517 \mathrm{~mW}$. Therefore, the total device current $\mathrm{I}_{\text {DDMAX }}$ at $125^{\circ} \mathrm{C} / 5.5 \mathrm{~V}$ must not exceed 94.1 mA (i.e., $\left.\mathrm{PD} / \mathrm{VDD}\right)$. Assuming an average $\mathrm{I}_{\mathrm{DD}}\left(\mathrm{V}_{\mathrm{DD}} \mathrm{HV}\right)$ of $15-20 \mathrm{~mA}$ consumption typically during device RUN mode, the LV domain consumption $\overline{\mathrm{I}}_{\mathrm{DD}}\left(\mathrm{V}_{\mathrm{DD}} \mathrm{BV}\right)$ is thus limited to $\mathrm{I}_{\mathrm{DDMAX}}-\mathrm{I}_{\mathrm{DD}}\left(\mathrm{V}_{\mathrm{DD}}\right.$ _HV $)$, i.e., 80 mA .
Therefore, respecting the maximum power allowed as explained in 4.5.2, Package thermal characteristics, it is recommended to use this resistor only in the $125^{\circ} \mathrm{C} / 5.5 \mathrm{~V}$ operating corner as per the following guidelines:

- If $\mathrm{I}_{\mathrm{DD}}\left(\mathrm{V}_{\mathrm{DD} \_\mathrm{BV}}\right)<80 \mathrm{~mA}$, then no resistor is required.
- If $80 \mathrm{~mA}<\mathrm{I}_{\mathrm{DD}}\left(\mathrm{V}_{\mathrm{DD} \_\mathrm{BV}}\right)<90 \mathrm{~mA}$, then $4 \Omega$ resistor can be used.
- If $\mathrm{I}_{\mathrm{DD}}\left(\mathrm{V}_{\mathrm{DD} \_\mathrm{BV}}\right)>90 \mathrm{~mA}$, then $8 \Omega$ resistor can be used.

Using resistance in the range of $4-8 \Omega$, the gain will be around $10-20 \%$ of total consumption on $V_{\text {DD_BV }}$. For example, if $8 \Omega$ resistor is used, then power consumption when $I_{D D}\left(V_{D D}{ }_{D V}\right)$ is 110 mA is equivalent to power consumption when $\mathrm{I}_{\mathrm{DD}}\left(\mathrm{V}_{\mathrm{DD} \_\mathrm{BV}}\right)$ is 90 mA (approximately) when resistor not used.

In order to ensure correct power up, the minimum $V_{D D \_B V}$ to be guaranteed is $30 \mathrm{~ms} / \mathrm{V}$. If the supply ramp is slower than this value, then LVDHV3B monitoring ballast supply $\mathrm{V}_{\mathrm{DD}}$ BV pin gets triggered leading to device reset. Until the supply reaches certain threshold, this low voltage detector (LVD) generates destructive reset event in the system. This threshold depends on the maximum $\mathrm{I}_{\mathrm{DD}}\left(\mathrm{V}_{\mathrm{DD}} \mathrm{BV}\right)$ possible across the external resistor.

### 4.5.2 Package thermal characteristics

Table 14. LQFP thermal characteristics ${ }^{1}$


Table 14. LQFP thermal characteristics ${ }^{1}$ (continued)

| Symbol |  | C | Parameter | Conditions ${ }^{2}$ | Pin count | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min |  |  |  | Typ | Max |  |
| $\mathrm{R}_{\text {өJB }}$ | CC |  |  | Thermal resistance, junction-to-board ${ }^{4}$ | Single-layer board - 1s | 100 | - | - | 36 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  |  |  | Four-layer board - 2 s 2 p |  | 100 | - | - | 33.6 |  |  |
| $\mathrm{R}_{\text {өJC }}$ | CC | Thermal resistance, junction-to-case ${ }^{5}$ |  | Single-layer board - 1s | 100 | - | - | 23 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |  |
|  |  |  |  | Four-layer board - 2s2p | 100 | - | - | 19.8 |  |  |

1 Thermal characteristics are targets based on simulation.
${ }^{2} \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 10 \% / 5.0 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-40$ to $125^{\circ} \mathrm{C}$.
3 Junction-to-ambient thermal resistance determined per JEDEC JESD51-3 and JESD51-6. Thermal test board meets JEDEC specification for this package. When Greek letters are not available, the symbols are typed as $R_{\text {thJA }}$ and $R_{\text {thJMA. }}$.
4 Junction-to-board thermal resistance determined per JEDEC JESD51-8. Thermal test board meets JEDEC specification for the specified package. When Greek letters are not available, the symbols are typed as $\mathrm{R}_{\mathrm{thJB}}$.
5 Junction-to-case at the top of the package determined using MIL-STD 883 Method 1012.1. The cold plate temperature is used for the case temperature. Reported value includes the thermal resistance of the interface layer. When Greek letters are not available, the symbols are typed as $\mathrm{R}_{\mathrm{th} J c}$.

### 4.5.3 Power considerations

The average chip-junction temperature, $\mathrm{T}_{\mathrm{J}}$, in degrees Celsius, may be calculated using Equation 1:

$$
T_{J}=T_{A}+\left(P_{D} \times R_{\theta J A}\right)
$$

Where:
$\mathrm{T}_{\mathrm{A}}$ is the ambient temperature in ${ }^{\circ} \mathrm{C}$.
$\mathrm{R}_{\theta \mathrm{JA}}$ is the package junction-to-ambient thermal resistance, in ${ }^{\circ} \mathrm{C} / \mathrm{W}$.
$\mathrm{P}_{\mathrm{D}}$ is the sum of $\mathrm{P}_{\text {INT }}$ and $\mathrm{P}_{\mathrm{I} / \mathrm{O}}\left(\mathrm{P}_{\mathrm{D}}=\mathrm{P}_{\mathrm{INT}}+\mathrm{P}_{\mathrm{I} / \mathrm{O}}\right)$.
$P_{I N T}$ is the product of $I_{D D}$ and $V_{D D}$, expressed in watts. This is the chip internal power.
$\mathrm{P}_{\mathrm{I} / \mathrm{O}}$ represents the power dissipation on input and output pins; user determined.
Most of the time for the applications, $\mathrm{P}_{\mathrm{I} / \mathrm{O}}<\mathrm{P}_{\mathrm{INT}}$ and may be neglected. On the other hand, $\mathrm{P}_{\mathrm{I} / \mathrm{O}}$ may be significant, if the device is configured to continuously drive external modules and/or memories.

An approximate relationship between $\mathrm{P}_{\mathrm{D}}$ and $\mathrm{T}_{\mathrm{J}}$ (if $\mathrm{P}_{\mathrm{I} / \mathrm{O}}$ is neglected) is given by:

$$
\begin{equation*}
P_{D}=K /\left(T_{J}+273^{\circ} \mathrm{C}\right) \tag{Eqn. 2}
\end{equation*}
$$

Therefore, solving equations 1 and 2 :

$$
\begin{equation*}
K=P_{D} \times\left(T_{A}+273^{\circ} \mathrm{C}\right)+R_{\theta J A} \times P_{D}^{2} \tag{Eqn. 3}
\end{equation*}
$$

Where:
K is a constant for the particular part, which may be determined from Equation 3 by measuring $P_{D}$ (at equilibrium) for a known $T_{A}$. Using this value of $K$, the values of $P_{D}$ and $T_{J}$ may be obtained by solving equations 1 and 2 iteratively for any value of $\mathrm{T}_{\mathrm{A}}$.

### 4.6 I/O pad electrical characteristics

### 4.6.1 I/O pad types

The device provides four main I/O pad types depending on the associated alternate functions:

- Slow pads-are the most common pads, providing a good compromise between transition time and low electromagnetic emission.
- Medium pads-provide transition fast enough for the serial communication channels with controlled current to reduce electromagnetic emission.
- Fast pads-provide maximum speed. These are used for improved Nexus debugging capability.
- Input only pads-are associated with ADC channels and 32 kHz low power external crystal oscillator providing low input leakage.

Medium and Fast pads can use slow configuration to reduce electromagnetic emission, at the cost of reducing AC performance.

### 4.6.2 I/O input DC characteristics

Table 15 provides input DC electrical characteristics as described in Figure 8.


Figure 8. I/O input DC electrical characteristics definition

Table 15. I/O input DC electrical characteristics

| Symbol |  | C | Parameter | Conditions ${ }^{1}$ |  | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min |  |  |  | Typ | Max |  |
| $\mathrm{V}_{\mathrm{IH}}$ | SR |  | P | Input high level CMOS (Schmitt Trigger) | - |  | $0.65 \mathrm{~V}_{\mathrm{DD}}$ | - | $V_{D D}+0.4$ | V |
| $\mathrm{V}_{\mathrm{IL}}$ | SR | P | Input low level CMOS (Schmitt Trigger) | - |  | -0.4 | - | $0.35 \mathrm{~V}_{\mathrm{DD}}$ |  |  |
| $\mathrm{V}_{\mathrm{HYS}}$ | CC | C | Input hysteresis CMOS (Schmitt Trigger) | - |  | $0.1 \mathrm{~V}_{\mathrm{DD}}$ | - | - |  |  |
| $l_{\text {LKG }}$ | CC | D | Digital input leakage | No injection on adjacent pin | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ | - | 2 | 200 | nA |  |
|  |  | D |  |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | - | 2 | 200 |  |  |
|  |  | D |  |  | $\mathrm{T}_{\mathrm{A}}=85^{\circ} \mathrm{C}$ | - | 5 | 300 |  |  |
|  |  | D |  |  | $\mathrm{T}_{\mathrm{A}}=105^{\circ} \mathrm{C}$ | - | 12 | 500 |  |  |
|  |  | P |  |  | $\mathrm{T}_{\mathrm{A}}=125^{\circ} \mathrm{C}$ | - | 70 | 1000 |  |  |
| $\mathrm{WFI}^{2}$ | SR | P | Wakeup input filtered pulse |  | - | - | - | 40 | ns |  |
| $\mathrm{W}_{\mathrm{NFI}}{ }^{2}$ | SR | P | Wakeup input not filtered pulse |  | - | 1000 | - | - | ns |  |

${ }^{1} \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 10 \% / 5.0 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-40$ to $125^{\circ} \mathrm{C}$, unless otherwise specified
2 In the range from 40 to 1000 ns, pulses can be filtered or not filtered, according to operating temperature and voltage.

### 4.6.3 I/O output DC characteristics

The following tables provide DC characteristics for bidirectional pads:

- Table 16 provides weak pull figures. Both pull-up and pull-down resistances are supported.
- Table 17 provides output driver characteristics for I/O pads when in SLOW configuration.
- Table 18 provides output driver characteristics for I/O pads when in MEDIUM configuration.
- Table 19 provides output driver characteristics for I/O pads when in FAST configuration.

Table 16. I/O pull-up/pull-down DC electrical characteristics

| Symbol |  | C | Parameter | Conditions ${ }^{1}$ |  | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min |  |  |  | Typ | Max |  |
| \|lwpul | CC |  | P | Weak pull-up current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IL }}, \mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \%$ | PAD3V5V = 0 | 10 | - | 150 | $\mu \mathrm{A}$ |
|  |  |  | absolute value | PAD3V5V $=1^{2}$ |  | 10 | - | 250 |  |  |
|  |  | C |  | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IL}}, \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 10 \%$ | PAD3V5V = 1 | 10 | - | 150 |  |  |
| \|lwPD | CC | P | Weak pull-down current absolute value | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}}, \mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \%$ | PAD3V5V = 0 | 10 | - | 150 | $\mu \mathrm{A}$ |  |
|  |  | C |  |  | PAD3V5V = 1 | 10 | - | 250 |  |  |
|  |  | P |  | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}}, \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 10 \%$ | PAD3V5V = 1 | 10 | - | 150 |  |  |

${ }^{1} \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 10 \% / 5.0 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-40$ to $125^{\circ} \mathrm{C}$, unless otherwise specified.
${ }^{2}$ The configuration PAD3V5 $=1$ when $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ is only a transient configuration during power-up. All pads but RESET and Nexus output (MDOx, EVTO, MCKO) are configured in input or in high impedance state.

Table 17. SLOW configuration output buffer electrical characteristics

| Symbol |  | C | Parameter | Conditions ${ }^{1}$ |  | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min |  |  |  | Typ | Max |  |
| $\mathrm{V}_{\mathrm{OH}}$ | CC |  | P | Output high level SLOW configuration | Push Pull | $\begin{aligned} & \mathrm{l}_{\mathrm{OH}}=-2 \mathrm{~mA}, \\ & \mathrm{~V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \%, \\ & \mathrm{PAD} 3 \mathrm{~V} 5 \mathrm{~V}=0 \\ & \text { (recommended) } \end{aligned}$ | $0.8 \mathrm{~V}_{\mathrm{DD}}$ | - | - | V |
|  |  | C | $\begin{aligned} & \mathrm{l}_{\mathrm{OH}}=-2 \mathrm{~mA}, \\ & \mathrm{~V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \%, \\ & \mathrm{PAD} 3 \mathrm{~V} 5 \mathrm{~V}=1^{2} \end{aligned}$ |  |  | $0.8 \mathrm{~V}_{\mathrm{DD}}$ | - | - |  |  |
|  |  | C | $\begin{aligned} & \hline \mathrm{l}_{\mathrm{OH}}=-1 \mathrm{~mA}, \\ & \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 10 \%, \\ & \mathrm{PAD} 3 \mathrm{~V} 5 \mathrm{~V}=1 \\ & \text { (recommended) } \end{aligned}$ |  |  | $\mathrm{V}_{\mathrm{DD}}-0.8$ | - | - |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | CC | P | Output low level SLOW configuration | Push Pull | $\begin{aligned} & \mathrm{l}_{\mathrm{OL}}=2 \mathrm{~mA}, \\ & \mathrm{~V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \%, \\ & \mathrm{PAD} 3 \mathrm{~V} 5 \mathrm{~V}=0 \\ & \text { (recommended) } \end{aligned}$ | - | - | $0.1 \mathrm{~V}_{\mathrm{DD}}$ | V |  |
|  |  | C |  |  | $\begin{aligned} & \mathrm{lOL}=2 \mathrm{~mA}, \\ & \mathrm{~V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \%, \\ & \mathrm{PAD} 3 \mathrm{~V} 5 \mathrm{~V}=1^{2} \end{aligned}$ | - | - | $0.1 \mathrm{~V}_{\mathrm{DD}}$ |  |  |
|  |  | C |  |  | $\begin{aligned} & \mathrm{l}_{\mathrm{OL}}=1 \mathrm{~mA}, \\ & \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 10 \%, \\ & \mathrm{PAD} 3 \mathrm{~V} 5 \mathrm{~V}=1 \\ & \text { (recommended) } \end{aligned}$ | - | - | 0.5 |  |  |

[^1]2 The configuration PAD3V5 = 1 when $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ is only a transient configuration during power-up. All pads but RESET and Nexus output (MDOx, EVTO, MCKO) are configured in input or in high impedance state.

Table 18. MEDIUM configuration output buffer electrical characteristics

| Symbol |  | C | Parameter | Conditions ${ }^{1}$ |  | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min |  |  |  | Typ | Max |  |
| $\mathrm{V}_{\mathrm{OH}}$ | CC |  | C | Output high level MEDIUM configuration | Push Pull | $\begin{aligned} & \mathrm{I}_{\mathrm{OH}}=-3.8 \mathrm{~mA}, \\ & \mathrm{~V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \%, \text { PAD3V5V }=0 \end{aligned}$ | $0.8 \mathrm{~V}_{\mathrm{DD}}$ | - | - | V |
|  |  | P | $\begin{aligned} & \mathrm{l}_{\mathrm{OH}}=-2 \mathrm{~mA}, \\ & \mathrm{~V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \%, \text { PAD3V5V }=0 \\ & \text { (recommended) } \end{aligned}$ |  |  | $0.8 \mathrm{~V}_{\mathrm{DD}}$ | - | - |  |  |
|  |  | C | $\begin{aligned} & \hline \mathrm{l}_{\mathrm{OH}}=-1 \mathrm{~mA}, \\ & \mathrm{~V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \%, \text { PAD3V5V }=1^{2} \end{aligned}$ |  |  | $0.8 \mathrm{~V}_{\mathrm{DD}}$ | - | - |  |  |
|  |  | C | $\begin{aligned} & \mathrm{l}_{\mathrm{OH}}=-1 \mathrm{~mA}, \\ & \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 10 \%, \text { PAD3V5V }=1 \\ & \text { (recommended) } \end{aligned}$ |  |  | $\mathrm{V}_{\mathrm{DD}}-0.8$ | - | - |  |  |
|  |  | C | $\begin{aligned} & \mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A}, \\ & \mathrm{~V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \%, \text { PAD3V5V }=0 \end{aligned}$ |  |  | $0.8 \mathrm{~V}_{\mathrm{DD}}$ | - | - |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | CC | C | Output low level MEDIUM configuration | Push Pull | $\begin{aligned} & \mathrm{l}_{\mathrm{OL}}=3.8 \mathrm{~mA}, \\ & \mathrm{~V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \%, \text { PAD3V5V }=0 \end{aligned}$ | - | - | $0.2 \mathrm{~V}_{\mathrm{DD}}$ | V |  |
|  |  | P |  |  | $\begin{aligned} & \mathrm{l}_{\mathrm{OL}}=2 \mathrm{~mA}, \\ & \mathrm{~V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \%, \text { PAD3V5V }=0 \\ & \text { (recommended) } \end{aligned}$ | - | - | $0.1 \mathrm{~V}_{\mathrm{DD}}$ |  |  |
|  |  | C |  |  | $\begin{aligned} & \mathrm{l} \mathrm{l}_{\mathrm{OL}}=1 \mathrm{~mA}, \\ & \mathrm{~V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{PAD} 3 \mathrm{~V} 5 \mathrm{~V}=1^{2} \end{aligned}$ | - | - | $0.1 \mathrm{~V}_{\mathrm{DD}}$ |  |  |
|  |  | C |  |  | $\begin{aligned} & \mathrm{l}_{\mathrm{OL}}=1 \mathrm{~mA}, \\ & \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 10 \%, \text { PAD3V5V }=1 \\ & \text { (recommended) } \end{aligned}$ | - | - | 0.5 |  |  |
|  |  | C |  |  | $\begin{aligned} & \mathrm{I}_{\mathrm{OL}}=100 \mu \mathrm{~A}, \\ & \mathrm{~V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \%, \text { PAD3V5V }=0 \end{aligned}$ | - | - | $0.1 \mathrm{~V}_{\mathrm{DD}}$ |  |  |

${ }^{1} \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 10 \% / 5.0 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-40$ to $125^{\circ} \mathrm{C}$, unless otherwise specified
2 The configuration PAD3V5 = 1 when $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ is only a transient configuration during power-up. All pads but RESET and Nexus output (MDOx, EVTO, MCKO) are configured in input or in high impedance state.

Table 19. FAST configuration output buffer electrical characteristics

| Symbol |  | C | Parameter | Conditions ${ }^{1}$ |  | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min |  |  |  | Typ | Max |  |
| $\mathrm{V}_{\mathrm{OH}}$ | CC |  | P | Output high level FAST configuration | Push Pull | $\begin{aligned} & \mathrm{l}_{\mathrm{OH}}=-14 \mathrm{~mA}, \\ & \mathrm{~V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \%, \\ & \text { PAD3V5V }=0 \\ & \text { (recommended) } \end{aligned}$ | $0.8 \mathrm{~V}_{\text {DD }}$ | - | - | V |
|  |  | $\mathrm{C}$ | $\begin{aligned} & \mathrm{l}_{\mathrm{OH}}=-7 \mathrm{~mA}, \\ & \mathrm{~V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \%, \\ & \mathrm{PAD} 3 \mathrm{~V} 5 \mathrm{~V}=1^{2} \end{aligned}$ |  |  | 0.8 V DD | - | - |  |  |
|  |  | C | $\begin{aligned} & \mathrm{I}_{\mathrm{OH}}=-11 \mathrm{~mA}, \\ & \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 10 \%, \\ & \mathrm{PAD} 3 \mathrm{~V} 5 \mathrm{~V}=1 \\ & \text { (recommended) } \end{aligned}$ |  |  | $V_{D D}-0.8$ | - | - |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | CC | P | Output low level FAST configuration | Push Pull | $\begin{aligned} & \mathrm{I}_{\mathrm{OL}}=14 \mathrm{~mA}, \\ & \mathrm{~V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \%, \\ & \mathrm{PAD} 3 \mathrm{~V} 5 \mathrm{~V}=0 \\ & \text { (recommended) } \end{aligned}$ | - | - | $0.1 \mathrm{~V}_{\mathrm{DD}}$ | V |  |
|  |  | C |  |  | $\begin{aligned} & \mathrm{l} \mathrm{OL}=7 \mathrm{~mA}, \\ & \mathrm{~V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \%, \\ & \mathrm{PAD} 3 \mathrm{~V} 5 \mathrm{~V}=1^{2} \end{aligned}$ | - | - | $0.1 \mathrm{~V}_{\mathrm{DD}}$ |  |  |
|  |  | C |  |  | $\begin{aligned} & \mathrm{l}_{\mathrm{OL}}=11 \mathrm{~mA}, \\ & \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 10 \%, \\ & \mathrm{PAD3V5V}=1 \\ & \text { (recommended) } \end{aligned}$ | - | - | 0.5 |  |  |

${ }^{1} \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 10 \% / 5.0 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-40$ to $125^{\circ} \mathrm{C}$, unless otherwise specified
2 The configuration PAD3V5 $=1$ when $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ is only a transient configuration during power-up. All pads but RESET and Nexus output (MDOx, EVTO, MCKO) are configured in input or in high impedance state.

### 4.6.4 Output pin transition times

Table 20. Output pin transition times

| Symbol |  | c | Parameter | Conditions ${ }^{1}$ |  | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min |  |  |  | Typ | Max |  |
| $t_{t r}$ | CC |  | D | Output transition time output pin ${ }^{2}$ SLOW configuration | $\mathrm{C}_{\mathrm{L}}=25 \mathrm{pF}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \%, \\ & \text { PAD3V5V }=0 \end{aligned}$ | - | - | 50 | ns |
|  |  | T | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  | - |  | - | 100 |  |  |
|  |  | D | $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$ |  | - |  | - | 125 |  |  |
|  |  | D | $\mathrm{C}_{\mathrm{L}}=25 \mathrm{pF}$ |  | $\begin{aligned} & V_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 10 \%, \\ & \operatorname{PAD} 2 \mathrm{~V} 5 \mathrm{~V}=1 \end{aligned}$ | - | - | 50 |  |  |
|  |  | T | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  |  | - | - | 100 |  |  |
|  |  | D | $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$ |  |  | - | - | 125 |  |  |

Table 20. Output pin transition times (continued)

| Symbol |  | c | Parameter | Conditions ${ }^{1}$ |  | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min |  |  |  | Typ | Max |  |
| $\mathrm{t}_{\mathrm{tr}}$ | CC |  | D | Output transition time output pin ${ }^{2}$ | $\mathrm{C}_{\mathrm{L}}=25 \mathrm{pF}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \%, \\ & \text { PAD3V5V }=0 \\ & \text { SIUL.PCRx.SRC }=1 \end{aligned}$ | - | - | 10 | ns |
|  |  | T ${ }^{\text {D }}$ |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | - |  | - | 20 |  |  |
|  |  |  |  | $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$ | - |  | - | 40 |  |  |
|  |  | D |  | $\mathrm{C}_{\mathrm{L}}=25 \mathrm{pF}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 10 \%, \\ & \text { PAD3V5V }=1 \\ & \text { SIUL.PCRx.SRC }=1 \end{aligned}$ | - | - | 12 |  |  |
|  |  | T |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  | - | - | 25 |  |  |
|  |  | D |  | $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$ |  | - | - | 40 |  |  |
| $\mathrm{t}_{\text {tr }}$ | CC | D | Output transition time output pin² FAST configuration | $\mathrm{C}_{\mathrm{L}}=25 \mathrm{pF}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \%, \\ & -\mathrm{PAD} 3 \mathrm{~V} 5 \mathrm{~V}=0 \end{aligned}$ | - | - | 4 | ns |  |
|  |  |  |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  | - | - | 6 |  |  |
|  |  |  |  | $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$ |  | - | - | 12 |  |  |
|  |  |  |  | $\mathrm{C}_{\mathrm{L}}=25 \mathrm{pF}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 10 \%, \\ & \text { PAD3V5V }=1 \end{aligned}$ | - | - | 4 |  |  |
|  |  |  |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  | - | - | 7 |  |  |
|  |  |  |  | $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$ |  | - | - | 12 |  |  |

${ }^{1} \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 10 \% / 5.0 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-40$ to $125^{\circ} \mathrm{C}$, unless otherwise specified
${ }^{2} \mathrm{C}_{\mathrm{L}}$ includes device and package capacitances ( $\mathrm{C}_{\mathrm{PKG}}<5 \mathrm{pF}$ ).

### 4.6.5 I/O pad current specification

The I/O pads are distributed across the I/O supply segment. Each I/O supply segment is associated to a $\mathrm{V}_{\mathrm{DD}} / \mathrm{V}_{\mathrm{SS}}$ supply pair as described in Table 21.

Table 22 provides I/O consumption figures.
In order to ensure device reliability, the average current of the I/O on a single segment should remain below the $\mathrm{I}_{\text {AVGSEG }}$ maximum value.

Table 21. I/O supply segments

| Package | Supply segment |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 |
|  |  |  |  |  |  |  |  |  |
| 100 LQFP | pin16 - <br> pin35 | $\begin{gathered} \hline \text { pin37 - } \\ \text { pin69 } \end{gathered}$ | pin70 - <br> pin83 | pin84 pin15 | - | - | - | - |

Table 22. I/O consumption

| Symbol |  | C | Parameter | Conditions ${ }^{1}$ |  | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min |  |  |  | Typ | Max |  |
| $\mathrm{I}_{\text {SWTSLW }}{ }^{2}$ | CC |  | D | Dynamic I/O current for SLOW configuration | $\mathrm{C}_{\mathrm{L}}=25 \mathrm{pF}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \%, \\ & \mathrm{PAD} 5 \mathrm{~V} 5 \mathrm{~V}=0 \end{aligned}$ | - | - | 20 | mA |
|  |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 10 \%, \\ & \text { PAD3V5V }=1 \end{aligned}$ |  |  | - | - | 16 |  |
| $\mathrm{ISWTMED}^{2}$ | CC | D | Dynamic I/O current for MEDIUM configuration | $\mathrm{C}_{\mathrm{L}}=25 \mathrm{pF}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \%, \\ & \text { PAD3V5V }=0 \end{aligned}$ | - | - | 29 | mA |
|  |  |  |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 10 \%, \\ & \text { PAD3V5V }=1 \end{aligned}$ | - | - | 17 |  |
| $\mathrm{ISWTFST}{ }^{2}$ | CC | D | Dynamic I/O current for FAST configuration | $\mathrm{C}_{\mathrm{L}}=25 \mathrm{pF}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \%, \\ & \text { PAD3V5V }=0 \end{aligned}$ | - | - | 110 | mA |
|  |  |  |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 10 \%, \\ & \text { PAD3V5V }=1 \end{aligned}$ | - | - | 50 |  |
| $\mathrm{I}_{\text {RMSSLW }}$ | CC |  | Root mean square I/O current for SLOW configuration | $\mathrm{C}_{\mathrm{L}}=25 \mathrm{pF}, 2 \mathrm{MHz}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \%, \\ & \text { PAD3V5V }=0 \end{aligned}$ | - | - | 2.3 | mA |
|  |  | D |  | $\mathrm{C}_{\mathrm{L}}=25 \mathrm{pF}, 4 \mathrm{MHz}$ |  | - | - | 3.2 |  |
|  |  |  |  | $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}, 2 \mathrm{MHz}$ |  | - | - | 6.6 |  |
|  |  |  |  | $\mathrm{C}_{\mathrm{L}}=25 \mathrm{pF}, 2 \mathrm{MHz}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 10 \%, \\ & \text { PAD3V5V }=1 \end{aligned}$ | - | - | 1.6 |  |
|  |  |  |  | $\mathrm{C}_{\mathrm{L}}=25 \mathrm{pF}, 4 \mathrm{MHz}$ |  | - | - | 2.3 |  |
|  |  |  |  | $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}, 2 \mathrm{MHz}$ |  | - | - | 4.7 |  |
| IRMSMED | CC |  | Root mean square I/O current for MEDIUM configuration | $\mathrm{C}_{\mathrm{L}}=25 \mathrm{pF}, 13 \mathrm{MHz}$ | $\begin{aligned} & V_{D D}=5.0 \mathrm{~V} \pm 10 \%, \\ & \mathrm{PAD} 3 \mathrm{~V} 5 \mathrm{~V}=0 \end{aligned}$ | - | - | 6.6 | mA |
|  |  | D |  | $\mathrm{C}_{\mathrm{L}}=25 \mathrm{pF}, 40 \mathrm{MHz}$ |  | - | - | 13.4 |  |
|  |  |  |  | $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}, 13 \mathrm{MHz}$ |  | - | - | 18.3 |  |
|  |  |  |  | $\mathrm{C}_{\mathrm{L}}=25 \mathrm{pF}, 13 \mathrm{MHz}$ | $\begin{aligned} & V_{D D}=3.3 V \pm 10 \%, \\ & \text { PAD3V5V }=1 \end{aligned}$ | - | - | 5 |  |
|  |  |  |  | $\mathrm{C}_{\mathrm{L}}=25 \mathrm{pF}, 40 \mathrm{MHz}$ |  | - | - | 8.5 |  |
|  |  |  |  | $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}, 13 \mathrm{MHz}$ |  | - | - | 11 |  |
| $\mathrm{I}_{\text {RMSFST }}$ | CC | D | Root mean square I/O current for FAST configuration | $\mathrm{C}_{\mathrm{L}}=25 \mathrm{pF}, 40 \mathrm{MHz}$ | $\begin{aligned} & V_{D D}=5.0 \mathrm{~V} \pm 10 \%, \\ & \text { PAD3V5V }=0 \end{aligned}$ | - | - | 22 | mA |
|  |  |  |  | $\mathrm{C}_{\mathrm{L}}=25 \mathrm{pF}, 64 \mathrm{MHz}$ |  | - | - | 33 |  |
|  |  |  |  | $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}, 40 \mathrm{MHz}$ |  | - | - | 56 |  |
|  |  |  |  | $\mathrm{C}_{\mathrm{L}}=25 \mathrm{pF}, 40 \mathrm{MHz}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 10 \%, \\ & \text { PAD3V5V }=1 \end{aligned}$ | - | - | 14 |  |
|  |  |  |  | $\mathrm{C}_{\mathrm{L}}=25 \mathrm{pF}, 64 \mathrm{MHz}$ |  | - | - | 20 |  |
|  |  |  |  | $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}, 40 \mathrm{MHz}$ |  | - | - | 35 |  |
| $\mathrm{I}_{\text {AVGSEG }}$ | SR | D | Sum of all the static I/O current within a supply segment | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \%$, PAD3V5V $=0$ |  | - | - | 70 | mA |
|  |  |  |  | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 10 \%$, PAD3V5V $=1$ |  | - | - | 65 |  |

${ }^{1} \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 10 \% / 5.0 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-40$ to $125^{\circ} \mathrm{C}$, unless otherwise specified
${ }^{2}$ Stated maximum values represent peak consumption that lasts only a few ns during I/O transition.
Table 23 provides the weight of concurrent switching I/Os.

Due to the dynamic current limitations, the sum of the weight of concurrent switching I/Os on a single segment must not exceed $100 \%$ to ensure device functionality.

Table 23. I/O weight ${ }^{1}$


Table 23. I/O weight ${ }^{1}$ (continued)

| Supply segment |  | Pad | 100 LQFP |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Weight 5 V | Weight 3.3 V |  |
|  | $\begin{aligned} & 100 \\ & \text { LQFP } \end{aligned}$ |  | SRC $=0$ | SRC $=1$ | SRC $=0$ | SRC = 1 |
|  | - |  | PG[9] | - | - | - | - |
|  | - | PG[8] | - | - | - | - |
|  | 1 | PC[11] | 9\% | - | 11\% | - |
|  |  | PC[10] | 9\% | 13\% | 11\% | 12\% |
|  | - | PG[7] | - | - | - | - |
|  | - | PG[6] | - | - | - | - |
|  | 1 | PB[0] | 10\% | 14\% | 12\% | 12\% |
|  |  | PB[1] | 10\% | - | 12\% | - |
|  | - | PF[9] | - | - | - | - |
|  | - | PF[8] | - | - | - | - |
|  | - | PF[12] | - | - | - | - |
|  | 1 | PC[6] | - | - | - | - |
|  |  | PC[7] | 10\% | - | 12\% | - |
|  | - | PF[10] | - | - | - | - |
|  | - | PF[11] | - | - | - | - |
|  | 1 | PA[15] | 8\% | 12\% | 10\% | 10\% |
|  | - | PF[13] | - | - | - | - |
|  | 1 | PA[14] | 8\% | 11\% | 9\% | 10\% |
|  |  | PA[4] | 7\% | - | 9\% | - |
|  |  | PA[13] | 7\% | 10\% | 8\% | 9\% |
|  |  | PA[12] | 7\% | - | 8\% | - |

Table 23. I/O weight ${ }^{1}$ (continued)


Table 23. I/O weight ${ }^{1}$ (continued)

| Supply segment |  | Pad | 100 LQFP |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Weight 5 V | Weight 3.3 V |  |
|  | $\begin{gathered} 100 \\ \text { LQFP } \end{gathered}$ |  | SRC $=0$ | SRC = 1 | SRC = 0 | SRC = 1 |
|  | 2 |  | PD[8] | 1\% | - | 2\% | - |
|  |  | PB[4] | 1\% | - | 2\% | - |
|  |  | PB[5] | 1\% | - | 2\% | - |
|  |  | PB[6] | 1\% | - | 2\% | - |
|  |  | PB[7] | 1\% | - | 2\% | - |
|  |  | PD[9] | 1\% | - | 2\% | - |
|  |  | PD[10] | 1\% | - | 2\% | - |
|  |  | PD[11] | 1\% | - | 2\% | - |
|  | - | PB[11] | - | - | - | - |
|  | - | PD[12] | - | - | - | - |
|  | 2 | PB[12] | 15\% | - | 17\% | - |
|  |  | PD[13] | 14\% | - | 17\% | - |
|  |  | PB[13] | 14\% | - | 17\% | - |
|  |  | PD[14] | 14\% | - | 17\% | - |
|  |  | PB[14] | 14\% | - | 16\% | - |
|  |  | PD[15] | 13\% | - | 16\% | - |
|  |  | PB[15] | 13\% | - | 15\% | - |
|  | - | PI[8] | - | - | - | - |
|  | - | PI[9] | - | - | - | - |
|  | - | PI[10] | - | - | - | - |
|  | - | PI[11] | - | - | - | - |
|  | - | PI[12] | - | - | - | - |
|  | - | PI[13] | - | - | - | - |
|  | 2 | PA[3] | 11\% | - | 13\% | - |
|  | - | PG[13] | - | - | - | - |
|  | - | PG[12] | - | - | - | - |
|  | - | PH[0] | - | - | - | - |
|  | - | $\mathrm{PH}[1]$ | - | - | - | - |
|  | - | $\mathrm{PH}[2]$ | - | - | - | - |
|  | - | PH[3] | - | - | - | - |
|  | - | PG[1] | - | - | - | - |
|  | - | PG[0] | - | - | - | - |

Table 23. I/O weight ${ }^{1}$ (continued)

| Supply segment |  | Pad | 100 LQFP |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Weight 5 V | Weight 3.3 V |  |
|  | $\begin{gathered} 100 \\ \text { LQFP } \end{gathered}$ |  | SRC = 0 | SRC = 1 | SRC = 0 | SRC = 1 |
|  | - |  | PF[15] | - | - | - | - |
|  | - | PF[14] | - | - | - | - |
|  | - | PE[13] | 4\% | - | 5\% | - |
|  | 3 | PA[7] | 5\% | - | 6\% | - |
|  |  | PA[8] | 5\% | - | 6\% | - |
|  |  | PA[9] | 6\% | - | 7\% | - |
|  |  | PA[10] | 6\% | - | 8\% | - |
|  |  | PA[11] | 8\% | - | 9\% | - |
|  |  | $\mathrm{PE}[12]$ | 8\% | - | 9\% | - |
|  | - | PG[14] | - | - | - | - |
|  | - | PG[15] | - | - | - | - |
|  | - | PE[14] | 8\% | - | 9\% | - |
|  | - | PE[15] | 8\% | 11\% | 9\% | 10\% |
|  | - | PG[10] | - | - | - | - |
|  | - | PG[11] | - | - | - | - |
|  | - | PH[11] | - | - | - | - |
|  | - | PH[12] | - | - | - | - |
|  | - | PI[5] | - | - | - | - |
|  | - | Pl[4] | - | - | - | - |
|  | 3 | $\mathrm{PC}[3]$ | 6\% | - | 8\% | - |
|  |  | PC[2] | 6\% | 8\% | 7\% | 7\% |
|  |  | PA[5] | 6\% | 8\% | 7\% | 7\% |
|  |  | PA[6] | 5\% | - | 6\% | - |
|  |  | PH[10] | - | - | - | - |
|  |  | PC[1] | 5\% | 19\% | 5\% | 13\% |

## Electrical characteristics

Table 23. I/O weight ${ }^{1}$ (continued)

$1 \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 10 \% / 5.0 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-40$ to $125^{\circ} \mathrm{C}$, unless otherwise specified
2 SRC: "Slew Rate Control" bit in SIU_PCRx

### 4.6.6 RESET electrical characteristics

The device implements a dedicated bidirectional $\overline{\text { RESET }}$ pin.


Figure 9.1. Start-up reset requirements


Figure 9.2. Noise filtering on reset signal
Table 24. Reset electrical characteristics

| Symbol |  | c | Parameter | Conditions ${ }^{1}$ | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min |  |  | Typ | Max |  |
| $\mathrm{V}_{\mathrm{IH}}$ | SR |  | P | Input High Level CMOS (Schmitt Trigger) | - | $0.65 \mathrm{~V}_{\mathrm{DD}}$ | - | $\mathrm{V}_{\mathrm{DD}}+0.4$ | V |

Table 24. Reset electrical characteristics (continued)

| Symbol |  | C | Parameter | Conditions ${ }^{1}$ | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min |  |  | Typ | Max |  |
| $\mathrm{V}_{\mathrm{IL}}$ | SR |  | P | Input low Level CMOS (Schmitt Trigger) | - | -0.4 | - | $0.35 \mathrm{~V}_{\mathrm{DD}}$ | V |
| $\mathrm{V}_{\mathrm{HYS}}$ | CC | C | Input hysteresis CMOS (Schmitt Trigger) | - | $0.1 \mathrm{~V}_{\text {DD }}$ | - | - | V |
| $\mathrm{V}_{\mathrm{OL}}$ | CC | P | Output low level | Push Pull, $\mathrm{I}_{\mathrm{OL}}=2 \mathrm{~mA}$, $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \%$, PAD3V5V $=0$ (recommended) | - | - | $0.1 \mathrm{~V}_{\mathrm{DD}}$ | V |
|  |  |  |  | $\begin{array}{\|l} \hline \text { Push Pull, } \mathrm{I}_{\mathrm{OL}}=1 \mathrm{~mA}, \\ \mathrm{~V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \%, \text { PAD3V5V }=1^{2} \end{array}$ | - | - | $0.1 \mathrm{~V}_{\mathrm{DD}}$ |  |
|  |  |  |  | Push Pull, $\mathrm{I}_{\mathrm{OL}}=1 \mathrm{~mA}$, $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 10 \%$, PAD3V5V $=1$ (recommended) | - | - | 0.5 |  |
| $\mathrm{t}_{\mathrm{tr}}$ | CC | D | Output transition time output $\mathrm{pin}^{3}$ MEDIUM configuration | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=25 \mathrm{pF}, \\ & \mathrm{~V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \%, \operatorname{PAD} 3 \mathrm{~V} 5 \mathrm{~V}=0 \end{aligned}$ | - | - | 10 | ns |
|  |  |  |  | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \\ & \mathrm{~V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \%, \operatorname{PAD} 3 \mathrm{~V} 5 \mathrm{~V}=0 \end{aligned}$ | - | - | 20 |  |
|  |  |  |  | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}, \\ & \mathrm{~V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \%, \text { PAD3V5V }=0 \end{aligned}$ | - | - | 40 |  |
|  |  |  |  | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=25 \mathrm{pF}, \\ & \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 10 \%, \text { PAD3V5V }=1 \end{aligned}$ | - | - | 12 |  |
|  |  |  |  | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \\ & \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 10 \%, \text { PAD3V5V }=1 \end{aligned}$ | - | - | 25 |  |
|  |  |  |  | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}, \\ & \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 10 \%, \text { PAD3V5V }=1 \end{aligned}$ | - | - | 40 |  |
| $\mathrm{W}_{\text {FRST }}$ | SR | P | RESET input filtered pulse | - | - | - | 40 | ns |
| $\mathrm{W}_{\text {NFRST }}$ | SR | P | RESET input not filtered pulse | - | 1000 | - | - | ns |
| $\\|_{\text {WPu }}$ | CC | P <br> D <br> $P$ | Weak pull-up current absolute value | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 10 \%$, PAD3V5V $=1$ | 10 | - | 150 | $\mu \mathrm{A}$ |
|  |  |  |  | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \%$, PAD3V5V $=0$ | 10 | - | 150 |  |
|  |  |  |  | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \%$, PAD3V5V $=1^{4}$ | 10 | - | 250 |  |

${ }^{1} \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 10 \% / 5.0 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-40$ to $125^{\circ} \mathrm{C}$, unless otherwise specified
2 This is a transient configuration during power-up, up to the end of reset PHASE2 (refer to RGM module section of the device reference manual).
${ }^{3} \mathrm{C}_{\mathrm{L}}$ includes device and package capacitance ( $\mathrm{C}_{\mathrm{PKG}}<5 \mathrm{pF}$ ).
4 The configuration PAD3V5 $=1$ when $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ is only transient configuration during power-up. All pads but RESET and Nexus output (MDOx, EVTO, MCKO) are configured in input or in high impedance state.

### 4.7 Power management electrical characteristics

### 4.7.1 Voltage regulator electrical characteristics

The device implements an internal voltage regulator to generate the low voltage core supply $\mathrm{V}_{\mathrm{DD}}$ _LV from the high voltage ballast supply $\mathrm{V}_{\mathrm{DD}}$ BV. The regulator itself is supplied by the common $\mathrm{I} / \mathrm{O}$ supply $\mathrm{V}_{\mathrm{DD}}$. The following supplies are involved:

- HV: High voltage external power supply for voltage regulator module. This must be provided externally through $\mathrm{V}_{\mathrm{DD}}$ power pin.
- BV: High voltage external power supply for internal ballast module. This must be provided externally through $\mathrm{V}_{\mathrm{DD}}$ BV power pin. Voltage values should be aligned with $\mathrm{V}_{\mathrm{DD}}$.
- LV: Low voltage internal power supply for core, FMPLL and Flash digital logic. This is generated by the internal voltage regulator but provided outside to connect stability capacitor. It is further split into four main domains to ensure noise isolation between critical LV modules within the device:
- LV_COR: Low voltage supply for the core. It is also used to provide supply for FMPLL through double bonding.
- LV_CFLA: Low voltage supply for code flash module. It is supplied with dedicated ballast and shorted to LV_COR through double bonding.
- LV_DFLA: Low voltage supply for data flash module. It is supplied with dedicated ballast and shorted to LV_COR through double bonding.
- LV_PLL: Low voltage supply for FMPLL. It is shorted to LV_COR through double bonding.


Figure 10. Voltage regulator capacitance connection

## Electrical characteristics

The internal voltage regulator requires external capacitance ( $\mathrm{C}_{\text {REGn }}$ ) to be connected to the device in order to provide a stable low voltage digital supply to the device. Capacitances should be placed on the board as near as possible to the associated pins. Care should also be taken to limit the serial inductance of the board to less than 5 nH .

Each decoupling capacitor must be placed between each of the three $\mathrm{V}_{\mathrm{DD} \text { _LV }} / \mathrm{V}_{\text {SS_LV }}$ supply pairs to ensure stable voltage (see 4.4, Recommended operating conditions).

Table 25. Voltage regulator electrical characteristics

| Symbol |  | C | Parameter | Conditions ${ }^{1}$ | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min |  |  | Typ | Max |  |
| $\mathrm{C}_{\text {REGn }}$ | SR |  | - | Internal voltage regulator external capacitance | - | 200 | - | 500 | nF |
| $\mathrm{R}_{\text {REG }}$ | SR | - | Stability capacitor equivalent serial resistance | Range: <br> 10 kHz to 20 MHz | - | - | 0.2 | $\Omega$ |
| $\mathrm{C}_{\text {DEC1 }}$ | SR | - | Decoupling capacitance ${ }^{2}$ ballast | $\mathrm{V}_{\mathrm{DD} \_\mathrm{BV}} / \mathrm{V}_{\text {SS_LV }}$ pair: <br> $\mathrm{V}_{\mathrm{DD}} \mathrm{VBV}^{\mathrm{B}}=4.5 \mathrm{~V}$ to 5.5 V <br> $\mathrm{V}_{\mathrm{DD} \_\mathrm{BV}} / \mathrm{V}_{\text {SS_LV }}$ pair: <br> $\mathrm{V}_{\mathrm{DD} \_\mathrm{BV}}=3 \overline{\mathrm{~V}}$ to 3.6 V | $100^{3}$ 400 | $470^{4}$ | - | nF |

Table 25. Voltage regulator electrical characteristics (continued)

| Symbol |  | C | Parameter | Conditions ${ }^{1}$ | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min |  |  | Typ | Max |  |
| $\mathrm{C}_{\text {DEC2 }}$ | SR |  | - | Decoupling capacitance regulator supply | $\mathrm{V}_{\mathrm{DD}} / \mathrm{V}_{\text {SS }}$ pair | 10 | 100 | - | nF |
| $\mathrm{V}_{\text {MREG }}$ | CC |  | Main regulator output voltage | Before exiting from reset | - | 1.32 | - | V |
|  |  | P |  | After trimming | 1.16 | 1.28 | - |  |
| $\mathrm{I}_{\text {MREG }}$ | SR | - | Main regulator current provided to $V_{\text {DD_LV }}$ domain | - | - | - | 150 | mA |
| $\mathrm{I}_{\text {MREGINT }}$ | CC | D | Main regulator module current consumption | $\mathrm{I}_{\text {MREG }}=200 \mathrm{~mA}$ | - | - | 2 | mA |
|  |  |  |  | $\mathrm{I}_{\text {MREG }}=0 \mathrm{~mA}$ | - | - | 1 |  |
| V ${ }_{\text {LPREG }}$ | CC | P | Low-power regulator output voltage | After trimming | 1.16 | 1.28 | - | V |
| ILPREG | SR | - | Low-power regulator current provided to $V_{D D \_L V}$ domain | - | - | - | 15 | mA |
| $l_{\text {LPREGINT }}$ | CC | D | Low-power regulator module current consumption | $\begin{aligned} & \mathrm{I}_{\mathrm{LPREG}}=15 \mathrm{~mA} ; \\ & \mathrm{T}_{\mathrm{A}}=55^{\circ} \mathrm{C} \end{aligned}$ | - | - | 600 | $\mu \mathrm{A}$ |
|  |  |  |  | $\begin{aligned} & \mathrm{I}_{\text {LPREG }}=0 \mathrm{~mA} ; \\ & \mathrm{T}_{\mathrm{A}}=55^{\circ} \mathrm{C} \end{aligned}$ | - | 5 | - |  |
| $\mathrm{V}_{\text {ULPREG }}$ | CC | P | Ultra low power regulator output voltage | After trimming | 1.16 | 1.28 | - | V |
| IULPREG | SR | - | Ultra low power regulator current provided to $\mathrm{V}_{\mathrm{DD} \text { _LV }}$ domain | - | - | - | 5 | mA |
| IULPREGINT | CC | D | Ultra low power regulator module current consumption | $\begin{aligned} & \text { luLPREG }=5 \mathrm{~mA} ; \\ & \mathrm{T}_{\mathrm{A}}=55^{\circ} \mathrm{C} \end{aligned}$ | - | - | 100 | $\mu \mathrm{A}$ |
|  |  |  |  | $\begin{aligned} & \mathrm{I}_{\text {ULPREG }}=0 \mathrm{~mA} ; \\ & \mathrm{T}_{\mathrm{A}}=55^{\circ} \mathrm{C} \end{aligned}$ | - | 2 | - |  |
| $\mathrm{I}_{\mathrm{DD} \_ \text {BV }}$ | CC | D | In-rush average current on $V_{D D \_B V}$ during power-up ${ }^{5}$ | - | - | - | $300^{6}$ | mA |

${ }^{1} \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 10 \% / 5.0 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-40$ to $125^{\circ} \mathrm{C}$, unless otherwise specified
2 This capacitance value is driven by the constraints of the external voltage regulator supplying the $V_{D D \_B V}$ voltage. $A$ typical value is in the range of 470 nF .
3 This value is acceptable to guarantee operation from 4.5 V to 5.5 V
4 External regulator and capacitance circuitry must be capable of providing $I_{D D \_B V}$ while maintaining supply $V_{D D \_B V}$ in operating range.
5 In-rush average current is seen only for short time during power-up and on standby exit (maximum $20 \mu \mathrm{~s}$, depending on external capacitances to be loaded).
6 The duration of the in-rush current depends on the capacitance placed on LV pins. BV decoupling capacitors must be sized accordingly. Refer to $I_{\text {MREG }}$ value for minimum amount of current to be provided in cc.

### 4.7.2 Low voltage detector electrical characteristics

The device implements a power-on reset (POR) module to ensure correct power-up initialization, as well as five low voltage detectors (LVDs) to monitor the $\mathrm{V}_{\mathrm{DD}}$ and the $\mathrm{V}_{\text {DD_LV }}$ voltage while device is supplied:

- POR monitors $\mathrm{V}_{\mathrm{DD}}$ during the power-up phase to ensure device is maintained in a safe reset state (refer to RGM Destructive Event Status (RGM_DES) Register flag F_POR in device reference manual)
- LVDHV3 monitors $\mathrm{V}_{\mathrm{DD}}$ to ensure device reset below minimum functional supply (refer to RGM Destructive Event Status (RGM_DES) Register flag F_LVD27 in device reference manual)
- LVDHV3B monitors $\mathrm{V}_{\mathrm{DD}}$ BV to ensure device reset below minimum functional supply (refer to RGM Destructive Event Status (RGM_DES) Register flag F_LVD27_VREG in device reference manual)
- LVDHV5 monitors $\mathrm{V}_{\mathrm{DD}}$ when application uses device in the $5.0 \mathrm{~V} \pm 10 \%$ range (refer to RGM Functional Event Status (RGM_FES) Register flag F_LVD45 in device reference manual)
- LVDLVCOR monitors power domain No. 1 (refer to RGM Destructive Event Status (RGM_DES) Register flag F_LVD12_PD1 in device reference manual)
- LVDLVBKP monitors power domain No. 0 (refer to RGM Destructive Event Status (RGM_DES) Register flag F_LVD12_PD0 in device reference manual)

NOTE
When enabled, power domain No. 2 is monitored through LVDLVBKP.


Figure 11. Low voltage detector vs reset

Table 26. Low voltage detector electrical characteristics

| Symbol |  | C | Parameter | Conditions ${ }^{1}$ | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min |  |  | Typ | Max |  |
| $\mathrm{V}_{\text {PORUP }}$ | SR |  | P | Supply for functional POR module | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C},$ after trimming | 1.0 | - | 5.5 | V |
| $\mathrm{V}_{\text {PORH }}$ | CC | P | Power-on reset threshold | 1.5 |  | - | 2.6 |  |  |
| $\mathrm{V}_{\text {LVDHV3H }}$ | CC | T | LVDHV3 low voltage detector high threshold | - |  | - | 2.95 |  |  |
| $\mathrm{V}_{\text {LVDHV3L }}$ | CC | P | LVDHV3 low voltage detector low threshold | 2.6 |  | - | 2.9 |  |  |
| V ${ }_{\text {LVDHV3BH }}$ | CC | P | LVDHV3B low voltage detector high threshold | - |  | - | 2.95 |  |  |
| V LVDHV3BL | CC | P | LVDHV3B low voltage detector low threshold | 2.6 |  | - | 2.9 |  |  |
| V ${ }_{\text {LVDHV5 }}$ | CC | T | LVDHV5 low voltage detector high threshold | - |  | - | 4.5 |  |  |
| $\mathrm{V}_{\text {LVDHV5L }}$ | CC | P | LVDHV5 low voltage detector low threshold | 3.8 |  | - | 4.4 |  |  |
| V LVDLVcorl | CC | P | LVDLVCOR low voltage detector low threshold | 1.08 |  | - | 1.16 |  |  |
| $\mathrm{V}_{\text {LVDLVBKPL }}$ | CC | P | LVDLVBKP low voltage detector low threshold | 1.08 |  | - | 1.16 |  |  |

${ }^{1} \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 10 \% / 5.0 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-40$ to $125^{\circ} \mathrm{C}$, unless otherwise specified

### 4.8 Power consumption

Table 27 provides DC electrical characteristics for significant application modes. These values are indicative values; actual consumption depends on the application.

Table 27. Power consumption on VDD_BV and VDD_HV

| Symbol |  | C | Parameter | Conditions ${ }^{1}$ |  | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min |  |  |  | Typ | Max |  |
| $\mathrm{I}_{\text {DDMAX }}{ }^{2}$ | CC |  | D | RUN mode maximum average current | - |  | - | 115 | $140^{3}$ | mA |
| $\mathrm{I}_{\text {didun }}{ }^{4}$ | CC | T | RUN mode typical average current ${ }^{5}$ | $\mathrm{f}_{\mathrm{CPU}}=8 \mathrm{MHz}$ |  | - | 12 | - | mA |
|  |  | T |  | $\mathrm{f}_{\mathrm{CPU}}=16 \mathrm{MHz}$ |  | - | 27 | - |  |
|  |  | T |  | $\mathrm{f}_{\mathrm{CPU}}=32 \mathrm{MHz}$ |  | - | 43 | - |  |
|  |  | P |  | $\mathrm{f}_{\mathrm{CPU}}=48 \mathrm{MHz}$ |  | - | 56 | 100 |  |
|  |  | P |  | $\mathrm{f}_{\text {CPU }}=64 \mathrm{MHz}$ |  | - | 70 | 125 |  |
| $\mathrm{I}_{\text {dDHALT }}$ | CC | C | HALT mode current ${ }^{6}$ | Slow internal RC oscillator ( 128 kHz ) running | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | - | 10 | 18 | mA |
|  |  | P |  |  | $\mathrm{T}_{\mathrm{A}}=125^{\circ} \mathrm{C}$ | - | 17 | 28 |  |
| $\mathrm{I}_{\text {DDSTOP }}$ | CC | P | STOP mode current ${ }^{7}$ | Slow internal RC oscillator ( 128 kHz ) running | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | - | 350 | $900^{8}$ | $\mu \mathrm{A}$ |
|  |  | D |  |  | $\mathrm{T}_{\mathrm{A}}=55^{\circ} \mathrm{C}$ | - | 750 | - |  |
|  |  | D |  |  | $\mathrm{T}_{\mathrm{A}}=85^{\circ} \mathrm{C}$ | - | 2 | 7 | mA |
|  |  | D |  |  | $\mathrm{T}_{\mathrm{A}}=105^{\circ} \mathrm{C}$ | - | 4 | 10 |  |
|  |  | P |  |  | $\mathrm{T}_{\mathrm{A}}=125^{\circ} \mathrm{C}$ | - | 7 | 14 |  |

## Electrical characteristics

Table 27. Power consumption on VDD_BV and VDD_HV (continued)

| Symbol |  | C | Parameter | Conditions ${ }^{1}$ |  | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min |  |  |  | Typ | Max |  |
| IDDSTDBY2 | CC |  | P | STANDBY2 mode current ${ }^{9}$ | Slow internal RC oscillator ( 128 kHz ) running | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | - | 30 | 100 | $\mu \mathrm{A}$ |
|  |  | D | $\mathrm{T}_{\mathrm{A}}=55^{\circ} \mathrm{C}$ |  |  | - | 75 | - |  |  |
|  |  | D | $\mathrm{T}_{\mathrm{A}}=85^{\circ} \mathrm{C}$ |  |  | - | 180 | 700 |  |  |
|  |  | D | $\mathrm{T}_{\mathrm{A}}=105^{\circ} \mathrm{C}$ |  |  | - | 315 | 1000 |  |  |
|  |  | P | $\mathrm{T}_{\mathrm{A}}=125^{\circ} \mathrm{C}$ |  |  | - | 560 | 1700 |  |  |
| $\mathrm{I}_{\text {DDSTDBY1 }}$ | CC | T | STANDBY1 mode current ${ }^{10}$ | Slow internal RC oscillator ( 128 kHz ) running | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | - | 20 | 60 | $\mu \mathrm{A}$ |  |
|  |  | D |  |  | $\mathrm{T}_{\mathrm{A}}=55^{\circ} \mathrm{C}$ | - | 45 | - |  |  |
|  |  | D |  |  | $\mathrm{T}_{\mathrm{A}}=85^{\circ} \mathrm{C}$ | - | 100 | 350 |  |  |
|  |  | D |  |  | $\mathrm{T}_{\mathrm{A}}=105^{\circ} \mathrm{C}$ | - | 165 | 500 |  |  |
|  |  | D |  |  | $\mathrm{T}_{\mathrm{A}}=125^{\circ} \mathrm{C}$ | - | 280 | 900 |  |  |

${ }^{1} \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 10 \% / 5.0 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-40$ to $125^{\circ} \mathrm{C}$, unless otherwise specified
2 Running consumption does not include I/Os toggling which is highly dependent on the application. The given value is thought to be a worst case value with all peripherals running, and code fetched from code flash while modify operation ongoing on data flash. Notice that this value can be significantly reduced by application: switch off not used peripherals (default), reduce peripheral frequency through internal prescaler, fetch from RAM most used functions, use low power mode when possible.
3 Higher current may be sunk by device during power-up and standby exit. Please refer to in-rush average current in Table 25.
4 RUN current measured with typical application with accesses on both Flash and RAM.
5 Only for the "P" classification: Data and Code Flash in Normal Power. Code fetched from RAM: Serial IPs CAN and LIN in loop back mode, DSPI as Master, PLL as system clock ( $4 \times$ Multiplier) peripherals on (eMIOS/CTU/ADC) and running at max frequency, periodic SW/WDG timer reset enabled.
6 Data Flash Power Down. Code Flash in Low Power. SIRC 128 kHz and FIRC 16 MHz on. 10 MHz XTAL clock. FlexCAN: instances: 0, 1, 2 ON (clocked but not reception or transmission), instances: 4, 5, 6 clocks gated. LINFlex: instances: 0, 1, 2 ON (clocked but not reception or transmission), instance: 3 to 9 clocks gated. eMIOS: instance: 0 ON (16 channels on PA[0]-PA[11] and PC[12]-PC[15]) with PWM 20 kHz , instance: 1 clock gated. DSPI: instance: 0 (clocked but no communication), instance: 1 to 5 clocks gated. RTC/API ON. PIT ON. STM ON. ADC1 OFF. ADC0 ON but no conversion except two analog watchdogs.
7 Only for the "P" classification: No clock, FIRC 16 MHz off, SIRC 128 kHz on, PLL off, HPvreg off, ULPVreg/LPVreg on. All possible peripherals off and clock gated. Flash in power down mode.
8 When going from RUN to STOP mode and the core consumption is $>6 \mathrm{~mA}$, it is normal operation for the main regulator module to be kept on by the on-chip current monitoring circuit. This is most likely to occur with junction temperatures exceeding $125^{\circ} \mathrm{C}$ and under these circumstances, it is possible for the current to initially exceed the maximum STOP specification by up to 2 mA . After entering stop, the application junction temperature will reduce to the ambient level and the main regulator will be automatically switched off when the load current is below 6 mA .
9 Only for the "P" classification: ULPreg on, HP/LPVreg off, 32 KB RAM on, device configured for minimum consumption, all possible modules switched off.
${ }^{10}$ ULPreg on, HP/LPVreg off, 8 KB RAM on, device configured for minimum consumption, all possible modules switched off.

### 4.9 Flash memory electrical characteristics

### 4.9.1 Program/erase characteristics

Table 28 shows the program and erase characteristics.
Table 28. Program and erase specifications

| Symbol |  | C | Parameter | Conditions | Value |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Min | Typ ${ }^{1}$ | Initial $\max ^{2}$ | Max ${ }^{3}$ |  |
| $\mathrm{t}_{\text {dwprogram }}$ | CC | C | Double word (64 bits) program time ${ }^{4}$ | Code Flash | - | 18 | 50 | 500 | $\mu \mathrm{s}$ |
|  |  |  |  | Data Flash |  | 22 |  |  |  |
| $\mathrm{t}_{16 \mathrm{Kpperase}}$ |  |  | 16 KB block preprogram and erase time | Code Flash | - | 200 | 500 | 5000 | ms |
|  |  |  |  | Data Flash |  | 300 |  |  |  |
| $\mathrm{t}_{32 \mathrm{Kpperase}}$ |  |  | 32 KB block preprogram and erase time | Code Flash | - | 300 | 600 | 5000 | ms |
|  |  |  |  | Data Flash |  | 400 |  |  |  |
| $\mathrm{t}_{128 \mathrm{Kpperase}}$ |  |  | 128 KB block preprogram and erase time | Code Flash | - | 600 | 1300 | 7500 | ms |
|  |  |  |  | Data Flash |  | 800 |  |  |  |
| $\mathrm{t}_{\text {esus }}$ |  | D | Erase Suspend Latency | - | - | - | 30 | 30 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {ESRT }}$ |  | C | Erase Suspend Request Rate ${ }^{5}$ | Code Flash | 20 | - | - | - | ms |
|  |  |  |  | Data Flash | 10 | - | - | - |  |

1 Typical program and erase times assume nominal supply values and operation at $25^{\circ} \mathrm{C}$. All times are subject to change pending device characterization.
2 Initial factory condition: < 100 program/erase cycles, $25^{\circ} \mathrm{C}$, typical supply voltage.
3 The maximum program and erase times occur after the specified number of program/erase cycles. These maximum values are characterized but not guaranteed.
4 Actual hardware programming times. This does not include software overhead.
5 Time between erase suspend resume and the next erase suspend request

Table 29. Flash module life

| Symbol |  | C | Parameter | Conditions | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min |  |  | Typ | Max |  |
| P/E | CC |  | C | - | Code Flash | 100,000 | - | - | cycles |
|  |  | Data Flash |  |  | 100,000 | - |  |  |  |
| Retention | CC | C | Minimum data retention at $85^{\circ} \mathrm{C}$ average ambient temperature ${ }^{1}$ | Blocks with 0-1,000 P/E cycles | 20 | - | - | years |  |
|  |  |  |  | Blocks with 1,001-10,000 P/E cycles | 10 | - | - | years |  |
|  |  |  |  | Blocks with 10,001-100,000 P/E cycles | 5 | - | - | years |  |

1 Ambient temperature averaged over duration of application, not to exceed recommended product operating temperature range.

ECC circuitry provides correction of single bit faults and is used to improve further automotive reliability results. Some units will experience single bit corrections throughout the life of the product with no impact to product reliability.

Table 30. Flash read access timing

| Symbol |  | C | Parameter | Conditions ${ }^{1}$ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {READ }}$ | CC | P | Maximum frequency for Flash reading | 2 wait states | 64 | MHz |
|  |  | C |  | 2 wait state | 40 |  |
|  |  | C |  | 2 wait states | 20 |  |

[^2]
### 4.9.2 Flash power supply DC characteristics

Table 31 shows the power supply DC characteristics on external supply.

Table 31. Flash power supply DC electrical characteristics

| Symbol |  | Parameter | Conditions ${ }^{1}$ |  | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min |  |  | Typ | Max |  |
| $\mathrm{I}_{\text {CFREAD }}$ | CC |  | Sum of the current consumption on $\mathrm{V}_{\mathrm{DD} \text { _HV }}$ and $\mathrm{V}_{\mathrm{DD} \text { _BV }}$ on read access | Flash module read $\mathrm{f}_{\mathrm{CPU}}=64 \mathrm{MHz}$ | Code Flash | - | - | 33 | mA |
| I DFREAD |  | Data Flash |  |  | - | - | 33 |  |  |
| $\mathrm{I}_{\text {CFMOD }}$ | CC | Sum of the current consumption on $V_{D D \_H V}$ and $V_{D D \_B V}$ on matrix modification (program/erase) | Program/Erase on-going while reading Flash registers $\mathrm{f}_{\mathrm{CPU}}=64 \mathrm{MHz}$ | Code Flash | - | - | 52 | mA |  |
| $\mathrm{I}_{\text {DFMOD }}$ |  |  |  | Data Flash | - | - | 33 |  |  |
| ICFLPW | CC | Sum of the current consumption on $\mathrm{V}_{\mathrm{DD} \_H V}$ and $\mathrm{V}_{\mathrm{DD} \text { _BV }}$ during Flash low power mode | - | Code Flash | - | - | 1.1 | mA |  |
| IDFLPW |  |  |  | Data Flash | - | - | 900 | $\mu \mathrm{A}$ |  |
| $\mathrm{I}_{\text {CFPWD }}$ | CC | Sum of the current consumption on $\mathrm{V}_{\mathrm{DD} \text { _HV }}$ and $\mathrm{V}_{\mathrm{DD} \text { _BV }}$ during Flash power down mode | - | Code Flash | - | - | 150 | $\mu \mathrm{A}$ |  |
| $I_{\text {DFPWD }}$ |  |  |  | Data Flash | - | - | 150 |  |  |

${ }^{1} \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 10 \% / 5.0 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-40$ to $125^{\circ} \mathrm{C}$, unless otherwise specified

### 4.9.3 Start-up/Switch-off timings

## Table 32. Start-up time/Switch-off time

| Symbol |  | C | Parameter | Conditions ${ }^{1}$ | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min |  |  | Typ | Max |  |
| $\mathrm{t}_{\text {FLARSTEXIT }}$ | CC |  | T | Delay for Flash module to exit reset mode | - | - | - | 125 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {FLALPEXIT }}$ | CC | T | Delay for Flash module to exit low-power mode | - | - | - | 0.5 |  |  |
| t flapdexit | CC | T | Delay for Flash module to exit power-down mode | - | - | - | 30 |  |  |
| $\mathrm{t}_{\text {FLALPENTRY }}$ | CC | T | Delay for Flash module to enter low-power mode | - | - | - | 0.5 |  |  |
| trLAPDENTRY | CC | T | Delay for Flash module to enter power-down mode | - | - | - | 1.5 |  |  |

${ }^{1} \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 10 \% / 5.0 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-40$ to $125^{\circ} \mathrm{C}$, unless otherwise specified

### 4.10 Electromagnetic compatibility (EMC) characteristics

Susceptibility tests are performed on a sample basis during product characterization.

### 4.10.1 Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.
Therefore it is recommended that the user apply EMC software optimization and prequalification tests in relation with the EMC level requested for the application.

- Software recommendations - The software flowchart must include the management of runaway conditions such as:
- Corrupted program counter
- Unexpected reset
- Critical data corruption (control registers...)
- Prequalification trials - Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the reset pin or the oscillator pins for 1 second.
To complete these trials, ESD stress can be applied directly on the device. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring.


### 4.10.2 Electromagnetic interference (EMI)

The product is monitored in terms of emission based on a typical application. This emission test conforms to the IEC61967-1 standard, which specifies the general conditions for EMI measurements.

Table 33. EMI radiated emission measurement ${ }^{1,2}$

| Symbol |  | C | Parameter | Conditions |  | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min |  |  |  | Typ | Max |  |
| - | SR |  | - | Scan range |  | - | 0.150 |  | 1000 | MHz |
| $\mathrm{f}_{\mathrm{CPU}}$ | SR | - | Operating frequency |  | - | - | 64 | - | MHz |
| $\mathrm{V}_{\text {DD_LV }}$ | SR | - | LV operating voltages |  | - | - | 1.28 | - | V |
| $\mathrm{S}_{\text {EMI }}$ | CC | T | Peak level | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \\ & \text { LQFP144 package } \\ & \text { Test conforming to IEC } \\ & 61967-2, \\ & \mathrm{f}_{\mathrm{OSC}}=8 \mathrm{MHz} / \mathrm{f}_{\mathrm{CPU}}= \\ & 64 \mathrm{MHz} \end{aligned}$ | No PLL frequency modulation | - | - | 18 | $\mathrm{dB} \mu \mathrm{V}$ |
|  |  |  |  |  | $\pm 2 \%$ PLL frequency modulation | - | - | 14 | $\mathrm{dB} \mu \mathrm{V}$ |

1 EMI testing and I/O port waveforms per IEC 61967-1, -2, -4
2 For information on conducted emission and susceptibility measurement (norm IEC 61967-4), please contact your local marketing representative.

### 4.10.3 Absolute maximum ratings (electrical sensitivity)

Based on two different tests (ESD and LU) using specific measurement methods, the product is stressed in order to determine its performance in terms of electrical sensitivity.

### 4.10.3.1 Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device ( 3 parts $\times(n+1)$ supply pin). This test conforms to the AEC-Q100-002/-003/-011 standard.

Table 34. ESD absolute maximum ratings ${ }^{1,2}$

| Symbol | Ratings | Conditions | Class | Max value $^{3}$ | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\text {ESD(HBM) }}$ | Electrostatic discharge voltage <br> (Human Body Model) | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ <br> conforming to AEC-Q100-002 | H 1 C | 2000 | V |
| $\mathrm{~V}_{\text {ESD(MM) }}$ | Electrostatic discharge voltage <br> (Machine Model) | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ <br> conforming to AEC-Q100-003 | M 2 | 200 |  |
| $\mathrm{~V}_{\text {ESD(CDM) }}$ | Electrostatic discharge voltage <br> (Charged Device Model) | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ <br> conforming to AEC-Q100-011 | C 3 A | 500 |  |
|  |  | 750 (corners) |  |  |  |

1 All ESD testing is in conformity with CDF-AEC-Q100 Stress Test Qualification for Automotive Grade Integrated Circuits.
2 A device will be defined as a failure if after exposure to ESD pulses the device no longer meets the device specification requirements. Complete DC parametric and functional testing shall be performed per applicable device specification at room temperature followed by hot temperature, unless specified otherwise in the device specification.
3 Data based on characterization results, not tested in production

### 4.10.3.2 Static latch-up (LU)

Two complementary static tests are required on six parts to assess the latch-up performance:

- A supply overvoltage is applied to each power supply pin.
- A current injection is applied to each input, output and configurable I/O pin.

These tests are compliant with the EIA/JESD 78 IC latch-up standard.
Table 35. Latch-up results

| Symbol | Parameter | Conditions | Class |
| :---: | :--- | :--- | :---: |
| LU | Static latch-up class | $\mathrm{T}_{\mathrm{A}}=125^{\circ} \mathrm{C}$ <br> conforming to JESD 78 | II level A |

### 4.11 Fast external crystal oscillator (4 to 20 MHz ) electrical characteristics

The device provides an oscillator/resonator driver. Figure 12 describes a simple model of the internal oscillator driver and provides an example of a connection for an oscillator or a resonator.

Table 36 provides the parameter description of 4 MHz to 20 MHz crystals used for the design simulations.

## Electrical characteristics



Notes:

1. XTAL/EXTAL must not be directly used to drive external circuits
2. A series resistor may be required, according to crystal oscillator supplier recommendations.

Figure 12. Crystal oscillator and resonator connection scheme
Table 36. Crystal description

| Nominal frequency (MHz) | NDK crystal reference | Crystal equivalent series resistance ESR $\Omega$ | Crystal motional capacitance ( $\mathrm{C}_{\mathrm{m}}$ ) fF | Crystal motional inductance ( $L_{m}$ ) mH | Load on xtalin/xtalout $\begin{gathered} \mathrm{C} 1=\mathrm{C} 2 \\ (\mathrm{pF})^{1} \end{gathered}$ | Shunt capacitance between xtalout and xtalin $\mathrm{CO}^{2}(\mathrm{pF})$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4 | NX8045GB | 300 | 2.68 | 591.0 | 21 | 2.93 |
| 8 | NX5032GA | 300 | 2.46 | 160.7 | 17 | 3.01 |
| 10 |  | 150 | 2.93 | 86.6 | 15 | 2.91 |
| 12 |  | 120 | 3.11 | 56.5 | 15 | 2.93 |
| 16 |  | 120 | 3.90 | 25.3 | 10 | 3.00 |
| 20 |  | 120 | 3.95 | 18.5 | 10 | 3.00 |

1 The values specified for C1 and C2 are the same as used in simulations. It should be ensured that the testing includes all the parasitics (from the board, probe, crystal, etc.) as the AC / transient behavior depends upon them.
2 The value of CO specified here includes 2 pF additional capacitance for parasitics (to be seen with bond-pads, package, etc.).


Figure 13. Fast external crystal oscillator ( 4 to 20 MHz ) timing diagram
Table 37. Fast external crystal oscillator ( $\mathbf{4}$ to $\mathbf{2 0} \mathbf{~ M H z}$ ) electrical characteristics

| Symbol |  | C | Parameter | Conditions ${ }^{1}$ | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min |  |  | Typ | Max |  |
| $\mathrm{f}_{\text {FXOSC }}$ | SR |  | - | Fast external crystal oscillator frequency | - | 4.0 | - | $20.0^{3}$ | MHz |
| $\mathrm{gmFXOSC}^{\text {m }}$ | CC | C | Fast external crystal oscillator transconductance | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 10 \%, \\ & \mathrm{PAD} 3 \mathrm{~V} 5 \mathrm{~V}=1 \\ & \text { OSCILLATOR_MARGIN }=0 \end{aligned}$ | 2.2 | - | 8.2 | mA/V |
|  | CC | P |  | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \%, \\ & \mathrm{PAD} 3 \mathrm{~V} 5 \mathrm{~V}=0 \\ & \text { OSCILLATOR_MARGIN }=0 \end{aligned}$ | 2.0 | - | 7.4 |  |
|  | CC | C |  | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 10 \%, \\ & \mathrm{PAD} 3 \mathrm{~V} 5 \mathrm{~V}=1 \\ & \text { OSCILLATOR_MARGIN = } \end{aligned}$ | 2.7 | - | 9.7 |  |
|  | CC | C |  | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \%, \\ & \mathrm{PAD} \mathrm{~V} 5 \mathrm{~V}=0 \\ & \text { OSCILLATOR_MARGIN = } \end{aligned}$ | 2.5 | - | 9.2 |  |
| $\mathrm{V}_{\text {FXOSC }}$ | CC | T | Oscillation amplitude at EXTAL | $\begin{aligned} & \mathrm{f}_{\mathrm{OSC}}=4 \mathrm{MHz}, \\ & \mathrm{OSCILLATOR} \mathrm{\_MARGIN}=0 \end{aligned}$ | 1.3 | - | - | V |
|  |  |  |  | $\begin{aligned} & \mathrm{f}_{\mathrm{OSC}}=16 \mathrm{MHz}, \\ & \mathrm{OSCILLATOR} \mathrm{\_MARGIN}=1 \end{aligned}$ | 1.3 | - | - |  |
| $\mathrm{V}_{\text {FXOSCOP }}$ | CC | C | Oscillation operating point | - | - | 0.95 | - | V |
| $\mathrm{I}_{\text {FXOSC }}{ }^{2}$ | CC | T | Fast external crystal oscillator consumption | - | - | 2 | 3 | mA |

## Electrical characteristics

Table 37. Fast external crystal oscillator (4 to 20 MHz ) electrical characteristics (continued)

| Symbol |  | C | Parameter | Conditions ${ }^{1}$ | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min |  |  | Typ | Max |  |
| $\mathrm{t}_{\text {FXOSCSU }}$ | CC |  | T | Fast external crystal oscillator start-up time | $\begin{aligned} & \mathrm{f}_{\mathrm{OSC}}=4 \mathrm{MHz}, \\ & \mathrm{OSCILLATOR} \mathrm{\_MARGIN}=0 \end{aligned}$ | - | - | 6 | ms |
|  |  | $\begin{aligned} & \mathrm{f} \text { OSC }=16 \mathrm{MHz}, \\ & \text { OSCILLATOR_MARGIN = } 1 \end{aligned}$ |  |  | - | - | 1.8 |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | SR | P | Input high level CMOS (Schmitt Trigger) | Oscillator bypass mode | $0.65 \mathrm{~V}_{\mathrm{DD}}$ | - | $\mathrm{V}_{\mathrm{DD}}+0.4$ | V |  |
| $\mathrm{V}_{\text {IL }}$ | SR | P | Input low level CMOS (Schmitt Trigger) | Oscillator bypass mode | -0.4 | - | $0.35 \mathrm{~V}_{\mathrm{DD}}$ | V |  |

${ }^{1} \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 10 \% / 5.0 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-40$ to $125^{\circ} \mathrm{C}$, unless otherwise specified.
2 Stated values take into account only analog module consumption but not the digital contributor (clock tree and enabled peripherals).
3 High gain is required to config in software for the 20 MHz crystal external oscillator

### 4.12 Slow external crystal oscillator ( $\mathbf{3 2} \mathbf{~ k H z}$ ) electrical characteristics

The device provides a low power oscillator/resonator driver.


Note: OSC32_XTALOSC32_EXTAL must not be directly used to drive external circuits

Figure 14. Crystal oscillator and resonator connection scheme


Figure 15. Equivalent circuit of a quartz crystal
Table 38. Crystal motional characteristics ${ }^{1}$

| Symbol | Parameter | Conditions | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $\mathrm{L}_{\mathrm{m}}$ | Motional inductance | - | - | 11.796 | - | KH |
| $\mathrm{C}_{\mathrm{m}}$ | Motional capacitance | - | - | 2 | - | fF |
| C1/C2 | Load capacitance at OSC32K_XTAL and OSC32K_EXTAL with respect to ground ${ }^{2}$ | - | 18 | - | 28 | pF |
| $\mathrm{R}_{\mathrm{m}}{ }^{3}$ | Motional resistance | AC coupled at $\mathrm{CO}=2.85 \mathrm{pF}^{4}$ | - | - | 65 | k $\Omega$ |
|  |  | AC coupled at $\mathrm{CO}=4.9 \mathrm{pF}^{4}$ | - | - | 50 |  |
|  |  | AC coupled at $\mathrm{CO}=7.0 \mathrm{pF}^{4}$ | - | - | 35 |  |
|  |  | AC coupled at $\mathrm{CO}=9.0 \mathrm{pF}^{4}$ | - | - | 30 |  |

1 The crystal used is Epson Toyocom MC306.
2 This is the recommended range of load capacitance at OSC32K_XTAL and OSC32K_EXTAL with respect to ground. It includes all the parasitics due to board traces, crystal and package.
3 Maximum ESR $\left(R_{m}\right)$ of the crystal is $50 \mathrm{k} \Omega$
${ }^{4} \mathrm{C} 0$ Includes a parasitic capacitance of 2.0 pF between OSC32K_XTAL and OSC32K_EXTAL pins.


Figure 16. Slow external crystal oscillator ( $\mathbf{3 2} \mathbf{~ k H z}$ ) timing diagram
Table 39. Slow external crystal oscillator ( $\mathbf{3 2} \mathbf{~ k H z ) ~ e l e c t r i c a l ~ c h a r a c t e r i s t i c s ~}$

| Symbol |  | C | Parameter | Conditions ${ }^{1}$ | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min |  |  | Typ | Max |  |
| $\mathrm{f}_{\text {Sxosc }}$ | SR |  | - | Slow external crystal oscillator frequency | - | 32 | 32.768 | 40 | kHz |
| $\mathrm{V}_{\text {SxOSC }}$ | CC | T | Oscillation amplitude | - | - | 2.1 | - | V |
| $\mathrm{I}_{\text {Sxoscbias }}$ | CC | T | Oscillation bias current | - | 2.5 |  |  | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {SxOSc }}$ | CC | T | Slow external crystal oscillator consumption | - | - | - | 8 | $\mu \mathrm{A}$ |
| ${ }^{\text {tsxoscsu }}$ | CC | T | Slow external crystal oscillator start-up time | - | - | - | $2^{2}$ | S |

${ }^{1} \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 10 \% / 5.0 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-40$ to $125^{\circ} \mathrm{C}$, unless otherwise specified. Values are specified for no neighbor GPIO pin activity. If oscillator is enabled (OSC32K_XTAL and OSC32K_EXTAL pins), neighboring pins should not toggle.
2 Start-up time has been measured with EPSON TOYOCOM MC306 crystal. Variation may be seen with other crystal.

### 4.13 FMPLL electrical characteristics

The device provides a frequency modulated phase locked loop (FMPLL) module to generate a fast system clock from the main oscillator driver.

Table 40. FMPLL electrical characteristics

| Symbol |  | C | Parameter | Conditions ${ }^{1}$ | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min |  |  | Typ | Max |  |
| $\mathrm{f}_{\text {PLLIN }}$ | SR |  | - | FMPLL reference clock ${ }^{2}$ | - | 4 | - | 64 | MHz |
| $\Delta_{\text {PLLIN }}$ | SR | - | FMPLL reference clock duty cycle ${ }^{2}$ | - | 40 | - | 60 | \% |
| $\mathrm{f}_{\text {PLLOUT }}$ | CC | P | FMPLL output clock frequency | - | 16 | - | 64 | MHz |
| $\mathrm{f}_{\mathrm{vco}}{ }^{3}$ | CC | P | VCO frequency without frequency modulation | - | $\begin{gathered} 25 \\ 6 \end{gathered}$ | - | 512 | MHz |
|  |  | P | VCO frequency with frequency modulation | - | 245.76 | - | 532.48 |  |
| $\mathrm{f}_{\mathrm{CPU}}$ | SR | - | System clock frequency | - | - | - | 64 | MHz |
| $\mathrm{f}_{\text {FREE }}$ | CC | P | Free-running frequency | - | 20 | - | 150 | MHz |
| t LOCK | CC | P | FMPLL lock time | Stable oscillator ( $\mathrm{f}_{\text {PLLIN }}=16 \mathrm{MHz}$ ) |  | 40 | 150 | $\mu \mathrm{S}$ |
| $\Delta \mathrm{t}_{\text {STJIT }}$ | CC | - | FMPLL short term jitter ${ }^{4}$ | $\mathrm{f}_{\text {sys }}$ maximum | -4 | - | 4 | \% |
| $\Delta t_{\text {LTJIT }}$ | CC | - | FMPLL long term jitter | $\mathrm{f}_{\text {PLLCLK }}$ at $64 \mathrm{MHz}, 4000$ cycles | - | - | 10 | ns |
| $\mathrm{I}_{\text {PLL }}$ | CC | C | FMPLL consumption | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | - | - | 4 | mA |

${ }^{1} \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 10 \% / 5.0 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-40$ to $125^{\circ} \mathrm{C}$, unless otherwise specified
2 PLLIN clock retrieved directly from FXOSC clock. Input characteristics are granted when oscillator is used in functional mode. When bypass mode is used, oscillator input clock should verify $f_{\text {PLLIN }}$ and $\Delta_{\text {PLLIN }}$.
3 Frequency modulation is considered $\pm 4 \%$.
4 Short term jitter is measured on the clock rising edge at cycle $n$ and $n+4$.

### 4.14 Fast internal RC oscillator ( 16 MHz ) electrical characteristics

The device provides a 16 MHz main internal RC oscillator. This is used as the default clock at the power-up of the device.

Table 41. Fast internal RC oscillator ( 16 MHz ) electrical characteristics

| Symbol |  | C | Parameter | Conditions ${ }^{1}$ | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min |  |  | Typ | Max |  |
| $\mathrm{f}_{\text {FIRC }}$ | CC |  | P | Fast internal RC oscillator high frequency | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, trimmed | - | 16 | - | MHz |
|  | SR | - | - |  | 12 |  | 20 |  |  |
| $\mathrm{I}_{\text {FIRCRUN }}{ }^{2,}$ | CC | T | Fast internal RC oscillator high frequency current in running mode | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, trimmed | - | - | 200 | $\mu \mathrm{A}$ |  |
| $\mathrm{I}_{\text {FIRCPWD }}$ | CC | D | Fast internal RC oscillator high frequency current in power down mode | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | - | - | 10 | $\mu \mathrm{A}$ |  |

## Electrical characteristics

Table 41. Fast internal RC oscillator (16 MHz) electrical characteristics (continued)

| Symbol |  | C | Parameter | Conditions ${ }^{1}$ |  | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min |  |  |  | Typ | Max |  |
| $\mathrm{I}_{\text {FIRCSTOP }}$ | CC |  | T | Fast internal RC oscillator high | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | sysclk = off | - | 500 | - | $\mu \mathrm{A}$ |
|  |  |  | current in stop mode | sysclk $=2 \mathrm{MHz}$ |  | - | 600 | - |  |  |
|  |  |  |  | sysclk $=4 \mathrm{MHz}$ |  | - | 700 | - |  |  |
|  |  |  |  | sysclk $=8 \mathrm{MHz}$ |  | - | 900 | - |  |  |
|  |  |  |  | sysclk $=16 \mathrm{MHz}$ |  | - | 1250 | - |  |  |
| $\mathrm{t}_{\text {FIRCSU }}$ | CC | C | Fast internal RC oscillator start-up time | $V_{D D}=5.0 \mathrm{~V} \pm 10 \%$ |  | - | 1.1 | 2.0 | $\mu \mathrm{s}$ |  |
| $\Delta_{\text {FIRCPRE }}$ | CC | C | Fast internal RC oscillator precision after software trimming of $\mathrm{f}_{\text {FIRC }}$ | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | -1 | - | 1 | \% |  |
| $\Delta_{\text {FIRCTRIM }}$ | CC | C | Fast internal RC oscillator trimming step | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | - | 1.6 |  | \% |  |
| $\Delta_{\text {FIRCVAR }}$ | CC | C | Fast internal RC oscillator variation over temperature and supply with respect to $\mathrm{f}_{\text {FIRC }}$ at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ in high-frequency configuration | - |  | -5 | - | 5 | \% |  |

${ }^{1} \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 10 \% / 5.0 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-40$ to $125^{\circ} \mathrm{C}$, unless otherwise specified
2 This does not include consumption linked to clock tree toggling and peripherals consumption when RC oscillator is ON.

### 4.15 Slow internal RC oscillator ( 128 kHz ) electrical characteristics

The device provides a 128 kHz low power internal RC oscillator. This can be used as the reference clock for the RTC module.

Table 42. Slow internal RC oscillator ( $\mathbf{1 2 8} \mathbf{~ k H z}$ ) electrical characteristics

| Symbol |  | c | Parameter | Conditions ${ }^{1}$ | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min |  |  | Typ | Max |  |
| $\mathrm{f}_{\text {SIRC }}$ | CC |  | P | Slow internal RC oscillator low frequency | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, trimmed | - | 128 | - | kHz |
|  | SR | - | - |  | 100 | - | 150 |  |  |
| $\mathrm{ISIRC}^{2,}$ | CC | C | Slow internal RC oscillator low frequency current | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, trimmed | - | - | 5 | $\mu \mathrm{A}$ |  |
| ${ }^{\text {tsircsu }}$ | CC | P | Slow internal RC oscillator start-up time | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \%$ | - | 8 | 12 | $\mu \mathrm{s}$ |  |
| $\triangle_{\text {SIRCPRE }}$ | CC | C | Slow internal RC oscillator precision after software trimming of $\mathrm{f}_{\text {SIRC }}$ | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | -2 | - | 2 | \% |  |
| $\Delta_{\text {SIRCTRIM }}$ | CC | C | Slow internal RC oscillator trimming step | - | - | 2.7 | - |  |  |

Table 42. Slow internal RC oscillator ( $\mathbf{1 2 8} \mathbf{k H z}$ ) electrical characteristics (continued)

| Symbol |  | C | Parameter | Conditions ${ }^{1}$ | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min |  |  | Typ | Max |  |
| $\Delta_{\text {SIRCVAR }}$ | CC |  | C | Slow internal RC oscillator variation in temperature and supply with respect to $\mathrm{f}_{\text {SIRC }}$ at $\mathrm{T}_{\mathrm{A}}=55^{\circ} \mathrm{C}$ in high frequency configuration | High frequency configuration | -10 | - | 10 | \% |

$\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 10 \% / 5.0 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-40$ to $125^{\circ} \mathrm{C}$, unless otherwise specified
2 This does not include consumption linked to clock tree toggling and peripherals consumption when RC oscillator is ON.

### 4.16 ADC electrical characteristics

### 4.16.1 Introduction

The device provides two Successive Approximation Register (SAR) analog-to-digital converters (10bit).


Figure 17. ADC_0 characteristic and error definitions

### 4.16.2 Input impedance and ADC accuracy

In the following analysis, the input circuit corresponding to the precise channels is considered.
To preserve the accuracy of the A/D converter, it is necessary that analog input pins have low AC impedance. Placing a capacitor with good high frequency characteristics at the input pin of the device can be effective: the capacitor should be as large as possible, ideally infinite. This capacitor contributes to attenuating the noise present on the input pin; furthermore, it sources charge during the sampling phase, when the analog signal source is a high-impedance source.

A real filter can typically be obtained by using a series resistance with a capacitor on the input pin (simple RC filter). The RC filtering may be limited according to the value of source impedance of the transducer
or circuit supplying the analog signal to be measured. The filter at the input pins must be designed taking into account the dynamic characteristics of the input signal (bandwidth) and the equivalent input impedance of the ADC itself.

In fact a current sink contributor is represented by the charge sharing effects with the sampling capacitance: being $\mathrm{C}_{\mathrm{S}}$ and $\mathrm{C}_{\mathrm{p} 2}$ substantially two switched capacitances, with a frequency equal to the conversion rate of the ADC, it can be seen as a resistive path to ground. For instance, assuming a conversion rate of 1 MHz , with $\mathrm{C}_{\mathrm{S}}+\mathrm{C}_{\mathrm{p} 2}$ equal to 3 pF , a resistance of $330 \mathrm{k} \Omega$ is obtained ( $\mathrm{R}_{\mathrm{EQ}}=1$ / $\left(\mathrm{f}_{\mathrm{c}} \times\left(\mathrm{C}_{\mathrm{S}}+\mathrm{C}_{\mathrm{p} 2}\right)\right.$ ), where $\mathrm{f}_{\mathrm{c}}$ represents the conversion rate at the considered channel). To minimize the error induced by the voltage partitioning between this resistance (sampled voltage on $\mathrm{C}_{\mathrm{S}}+\mathrm{C}_{\mathrm{p} 2}$ ) and the sum of $\mathrm{R}_{\mathrm{S}}+\mathrm{R}_{\mathrm{F}}$, the external circuit must be designed to respect the Equation 4:

$$
V_{A} \bullet \frac{\mathrm{R}_{\mathrm{S}}+\mathrm{R}_{\mathrm{F}}+\mathrm{R}_{\mathrm{L}}+\mathrm{R}_{\mathrm{SW}}+\mathrm{R}_{\mathrm{AD}}}{\mathrm{R}_{\mathrm{EQ}}}<\frac{1}{2} \mathrm{LSB}
$$

Eqn. 4

Equation 4 generates a constraint for external network design, in particular on a resistive path.


Figure 18. Input equivalent circuit (precise channels)


Figure 19. Input equivalent circuit (extended channels)

A second aspect involving the capacitance network shall be considered. Assuming the three capacitances $\mathrm{C}_{\mathrm{F}}, \mathrm{C}_{\mathrm{P} 1}$ and $\mathrm{C}_{\mathrm{P} 2}$ are initially charged at the source voltage $\mathrm{V}_{\mathrm{A}}$ (refer to the equivalent circuit reported in Figure 18): A charge sharing phenomenon is installed when the sampling phase is started (A/D switch close).


Figure 20. Transient behavior during sampling phase

In particular two different transient periods can be distinguished:

1. A first and quick charge transfer from the internal capacitance $C_{P 1}$ and $C_{P 2}$ to the sampling capacitance $\mathrm{C}_{\mathrm{S}}$ occurs ( $\mathrm{C}_{\mathrm{S}}$ is supposed initially completely discharged): considering a worst case (since the time constant in reality would be faster) in which $\mathrm{C}_{\mathrm{P} 2}$ is reported in parallel to $\mathrm{C}_{\mathrm{P} 1}$ (call $C_{P}=C_{P 1}+C_{P 2}$ ), the two capacitances $C_{P}$ and $C_{S}$ are in series, and the time constant is

$$
\tau_{1}=\left(\mathrm{R}_{\mathrm{SW}}+\mathrm{R}_{\mathrm{AD}}\right) \cdot \frac{\mathrm{C}_{\mathrm{P}} \cdot \mathrm{C}_{\mathrm{S}}}{\mathrm{C}_{\mathrm{P}}+\mathrm{C}_{\mathrm{S}}}
$$

Eqn. 5

Equation 5 can again be simplified considering only $\mathrm{C}_{\mathrm{S}}$ as an additional worst condition. In reality, the transient is faster, but the $\mathrm{A} / \mathrm{D}$ converter circuitry has been designed to be robust also in the very worst case: the sampling time $\mathrm{t}_{\mathrm{S}}$ is always much longer than the internal time constant:

$$
\mathrm{T}_{1}<\left(\mathrm{R}_{\mathrm{SW}}+\mathrm{R}_{\mathrm{AD}}\right) \cdot \mathrm{C}_{\mathrm{S}}<t_{s}
$$

Eqn. 6

The charge of $C_{P 1}$ and $C_{P 2}$ is redistributed also on $C_{S}$, determining a new value of the voltage $V_{A 1}$ on the capacitance according to Equation 7:

Eqn. 7

$$
\mathrm{V}_{\mathrm{A} 1} \cdot\left(\mathrm{C}_{\mathrm{S}}+\mathrm{C}_{\mathrm{P} 1}+\mathrm{C}_{\mathrm{P} 2}\right)=\mathrm{V}_{\mathrm{A}} \cdot\left(\mathrm{C}_{\mathrm{P} 1}+\mathrm{C}_{\mathrm{P} 2}\right)
$$

2. A second charge transfer involves also $\mathrm{C}_{\mathrm{F}}$ (that is typically bigger than the on-chip capacitance) through the resistance $\mathrm{R}_{\mathrm{L}}$ : again considering the worst case in which $\mathrm{C}_{\mathrm{P} 2}$ and $\mathrm{C}_{\mathrm{S}}$ were in parallel to $\mathrm{C}_{\mathrm{P} 1}$ (since the time constant in reality would be faster), the time constant is:

$$
\mathrm{T}_{2}<\mathrm{R}_{\mathrm{L}} \cdot\left(\mathrm{C}_{\mathrm{S}}+\mathrm{C}_{\mathrm{P} 1}+\mathrm{C}_{\mathrm{P} 2}\right)
$$

In this case, the time constant depends on the external circuit: in particular imposing that the transient is completed well before the end of sampling time $t_{s}$, a constraints on $R_{L}$ sizing is obtained:

$$
\begin{gathered}
\text { ADC_0 }(\mathbf{1 0 - b i t}) \\
8.5 \cdot \mathrm{~T}_{2}=8.5 \cdot R_{L} \cdot\left(\mathrm{C}_{\mathrm{S}}+\mathrm{C}_{\mathrm{P} 1}+\mathrm{C}_{\mathrm{P} 2}\right)<t_{s} \\
\text { ADC_1 }(\mathbf{1 2 - b i t}) \\
10 \cdot \mathrm{~T}_{2}=10 \cdot R_{L} \cdot\left(\mathrm{C}_{\mathrm{S}}+\mathrm{C}_{\mathrm{P} 1}+\mathrm{C}_{\mathrm{P} 2}\right)<t_{s}
\end{gathered}
$$

Eqn. 9

Eqn. 10

Of course, $\mathrm{R}_{\mathrm{L}}$ shall be sized also according to the current limitation constraints, in combination with $\mathrm{R}_{\mathrm{S}}$ (source impedance) and $\mathrm{R}_{\mathrm{F}}$ (filter resistance). Being $\mathrm{C}_{\mathrm{F}}$ definitively bigger than $\mathrm{C}_{\mathrm{P} 1}, \mathrm{C}_{\mathrm{P} 2}$ and $C_{S}$, then the final voltage $V_{A 2}$ (at the end of the charge transfer transient) will be much higher than $\mathrm{V}_{\mathrm{A} 1}$. Equation 11 must be respected (charge balance assuming now $\mathrm{C}_{\mathrm{S}}$ already charged at $\mathrm{V}_{\mathrm{A} 1}$ ):

Eqn. 11

$$
\mathrm{v}_{\mathrm{A} 2} \cdot\left(\mathrm{C}_{\mathrm{S}}+\mathrm{C}_{\mathrm{P} 1}+\mathrm{C}_{\mathrm{P} 2}+\mathrm{C}_{\mathrm{F}}\right)=\mathrm{V}_{\mathrm{A}} \cdot \mathrm{C}_{\mathrm{F}}+\mathrm{V}_{\mathrm{A} 1} \cdot\left(\mathrm{C}_{\mathrm{P} 1}+\mathrm{C}_{\mathrm{P} 2}+\mathrm{C}_{\mathrm{S}}\right)
$$

The two transients above are not influenced by the voltage source that, due to the presence of the $\mathrm{R}_{\mathrm{F}} \mathrm{C}_{\mathrm{F}}$ filter, is not able to provide the extra charge to compensate the voltage drop on $\mathrm{C}_{\mathrm{S}}$ with respect to the ideal source $\mathrm{V}_{\mathrm{A}}$; the time constant $\mathrm{R}_{\mathrm{F}} \mathrm{C}_{\mathrm{F}}$ of the filter is very high with respect to the sampling time $\left(\mathrm{t}_{\mathrm{s}}\right)$. The filter is typically designed to act as antialiasing.


Figure 21. Spectral representation of input signal
Calling $f_{0}$ the bandwidth of the source signal (and as a consequence the cut-off frequency of the antialiasing filter, $\mathrm{f}_{\mathrm{F}}$ ), according to the Nyquist theorem the conversion rate $\mathrm{f}_{\mathrm{C}}$ must be at least $2 \mathrm{f}_{0}$; it means that the constant time of the filter is greater than or at least equal to twice the conversion period $\left(\mathrm{t}_{\mathrm{c}}\right)$. Again the conversion period $t_{c}$ is longer than the sampling time $t_{s}$, which is just a portion of it, even when fixed channel continuous conversion mode is selected (fastest conversion rate at a specific channel): in conclusion it is evident that the time constant of the filter $\mathrm{R}_{\mathrm{F}} \mathrm{C}_{\mathrm{F}}$ is definitively much higher than the sampling time $\mathrm{t}_{\mathrm{s}}$, so the charge level on $\mathrm{C}_{\mathrm{S}}$ cannot be modified by the analog signal source during the time in which the sampling switch is closed.

The considerations above lead to impose new constraints on the external circuit, to reduce the accuracy error due to the voltage drop on $\mathrm{C}_{\mathrm{S}}$; from the two charge balance equations above, it is simple to derive Equation 12 between the ideal and real sampled voltage on $\mathrm{C}_{\mathrm{S}}$ :

Eqn. 12

$$
\frac{\mathrm{v}_{\mathrm{A} 2}}{\mathrm{v}_{\mathrm{A}}}=\frac{\mathrm{C}_{\mathrm{P} 1}+\mathrm{C}_{\mathrm{P} 2}+\mathrm{C}_{\mathrm{F}}}{\mathrm{C}_{\mathrm{P} 1}+\mathrm{C}_{\mathrm{P} 2}+\mathrm{C}_{\mathrm{F}}+\mathrm{C}_{\mathrm{S}}}
$$

From this formula, in the worst case (when $\mathrm{V}_{\mathrm{A}}$ is maximum, that is for instance 5 V ), assuming to accept a maximum error of half a count, a constraint is evident on $C_{F}$ value:

$$
\begin{aligned}
& \text { ADC_0 (10-bit) } \\
& \mathrm{C}_{\mathrm{F}}>2048 \cdot \mathrm{C}_{\mathrm{S}} \\
& \text { ADC_1 } \\
& \text { 12-bit } \\
& \mathrm{C}_{\mathrm{F}}>8192 \cdot \mathrm{C}_{\mathrm{S}}
\end{aligned}
$$

$$
\text { Eqn. } 13
$$

$$
\text { Eqn. } 14
$$

### 4.16.3 ADC electrical characteristics

Table 43. ADC input leakage current

| Symbol |  | c | Parameter | Conditions |  | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min |  |  |  | Typ | Max |  |
| LKKg | CC |  | D | Input leakage current | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ | No current injection on adjacent pin | - | 1 | 70 | nA |
|  |  | D | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | - |  | 1 | 70 |  |  |
|  |  | D | $\mathrm{T}_{\mathrm{A}}=85^{\circ} \mathrm{C}$ |  |  |  | 3 | 100 |  |  |
|  |  | D | $\mathrm{T}_{\mathrm{A}}=105^{\circ} \mathrm{C}$ |  | - |  | 8 | 200 |  |  |
|  |  | P | $\mathrm{T}_{\mathrm{A}}=125^{\circ} \mathrm{C}$ |  | - |  | 45 | 400 |  |  |

## Electrical characteristics

Table 44. ADC_0 conversion characteristics (10-bit ADC_0)

| Symbol |  | c | Parameter | Conditions ${ }^{1}$ | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min |  |  | Typ | Max |  |
| $\mathrm{V}_{\text {SS_ADCO }}$ | SR |  |  | Voltage on VSS_HV_ADC0 (ADC_0 reference) pin with respect to ground $\left(V_{S S}\right)^{2}$ | - | -0.1 | - | 0.1 | V |
| $V_{\text {DD_ADC0 }}$ | SR |  | Voltage on VDD_HV_ADC pin (ADC reference) with respect to ground ( $\mathrm{V}_{\mathrm{SS}}$ ) | - | $V_{D D}-0.1$ | - | $\mathrm{V}_{\mathrm{DD}}+0.1$ | V |
| $\mathrm{V}_{\text {AINx }}$ | SR |  | Analog input voltage ${ }^{3}$ | - - | $\begin{array}{\|c} \mathrm{V}_{\text {SS_ADCO }} \\ -0.1 \end{array}$ | - | $\begin{gathered} \mathrm{V}_{\mathrm{DDDADCO}} \\ +0.1 \end{gathered}$ | v |
| $\mathrm{I}_{\text {ADCOpwd }}$ | SR |  | ADC_0 consumption in power down mode | - | - | - | 50 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {ADCorun }}$ | SR |  | ADC_0 consumption in running mode | - | - | - | 5 | mA |
| $\mathrm{f}_{\text {ADCO }}$ | SR |  | ADC_0 analog frequency | - | 6 | - | $32+4 \%$ | MHz |
| $\triangle_{\text {ADCO_SYS }}$ | SR |  | ADC_0 digital clock duty cycle (ipg_clk) | ADCLKSEL $=14$ | 45 | - | 55 | \% |
| $\mathrm{t}_{\text {ADCO_PU }}$ | SR |  | ADC_0 power up delay | - - | - | - | 1.5 | us |
| $\mathrm{t}_{\text {ADCO_S }}$ | CC |  |  | $\begin{aligned} & \mathrm{f}_{\mathrm{ADC}}=32 \mathrm{MHz}, \\ & \text { INPSAMP }=17 \end{aligned}$ | 0.5 | - |  | $\mu \mathrm{s}$ |
|  |  |  |  | $\begin{aligned} & \mathrm{f}_{\mathrm{ADC}}=6 \mathrm{MHz}, \\ & \text { INPSAMP }=255 \end{aligned}$ | - | - | 42 |  |


${ }^{1} \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 10 \% / 5.0 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-40$ to $125^{\circ} \mathrm{C}$, unless otherwise specified.
2 Analog and digital $\mathrm{V}_{\text {SS }}$ must be common (to be tied together externally).
${ }^{3} \mathrm{~V}_{\text {AINx }}$ may exceed $\mathrm{V}_{\text {SS_ADC0 }}$ and $\mathrm{V}_{\mathrm{DD} \text { _ADC0 }}$ limits, remaining on absolute maximum ratings, but the results of the conversion will be clamped respectively to $0 \times 000$ or $0 \times 3 F F$.
4 Duty cycle is ensured by using system clock without prescaling. When ADCLKSEL $=0$, the duty cycle is ensured by internal divider by 2.
5 During the sampling time the input capacitance $\mathrm{C}_{S}$ can be charged/discharged by the external source. The internal resistance of the analog source must allow the capacitance to reach its final voltage level within $t_{\text {ADCO_s }}$. After the end of the sampling time $t_{\text {ADCO_s }}$, changes of the analog input voltage have no effect on the conversion result. Values for the sampling clock $t_{\text {ADCO_s }}$ depend on programming.
6 This parameter does not include the sampling time $t_{\text {ADCO_S }}$, but only the time for determining the digital result and the time to load the result's register with the conversion result.
7 Total Unadjusted Error: The maximum error that occurs without adjusting Offset and Gain errors. This error is a combination of Offset, Gain and Integral Linearity errors.

## Electrical characteristics



Figure 22. ADC_1 characteristic and error definitions
Table 45. ADC_1 conversion characteristics (12-bit ADC_1)

| Symbol |  | C | Parameter | Conditions ${ }^{1}$ | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min |  |  | Typ | Max |  |
| $\mathrm{V}_{\text {SS_ADC1 }}$ | SR |  |  | Voltage on VSS_HV_ADC1 (ADC_1 reference) pin with respect to ground $\left(V_{S S}\right)^{2}$ | - | -0.1 | - | 0.1 | V |
| $V_{\text {DD_ADC }}$ | SR |  | Voltage on VDD_HV_ADC1 pin (ADC_1 reference) with respect to ground ( $\mathrm{V}_{\mathrm{SS}}$ ) | - | $\mathrm{V}_{\mathrm{DD}}-0.1$ | - | $\mathrm{V}_{\mathrm{DD}}+0.1$ | V |

Table 45. ADC_1 conversion characteristics (12-bit ADC_1) (continued)

| Symbol |  | C | Parameter | Conditions ${ }^{1}$ | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min |  |  | Typ | Max |  |
| $\mathrm{V}_{\text {AIN } x}$ | SR |  | - | Analog input voltage ${ }^{3}$ | - | $\begin{gathered} \mathrm{V}_{\mathrm{SS} \text { _ADC } 1} \\ -0.1 \end{gathered}$ | - | $\begin{gathered} \mathrm{V}_{\mathrm{DD} \_\mathrm{ADC1}} \\ +0.1 \end{gathered}$ | V |
| $\mathrm{I}_{\text {ADC1pwd }}$ | SR | - | ADC_1 consumption in power down mode | - | - | - | 50 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {ADC1run }}$ | SR | - | ADC_1 consumption in running mode | - | - | - | 6 | mA |
| $\mathrm{f}_{\text {ADC }}$ | SR | - | ADC_1 analog frequency | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$ | 3.33 | - | $20+4 \%$ | MHz |
|  |  |  |  | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | 3.33 | - | $32+4 \%$ |  |
| $\mathrm{t}_{\text {ADC1_PU }}$ | SR | - | ADC_1 power up delay | - | - | - | 1.5 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {ADC1_S }}$ | CC | T | Sampling time ${ }^{4}$ $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$ | $\begin{aligned} & \mathrm{f}_{\mathrm{ADC} 1}=20 \mathrm{MHz}, \\ & \text { INPSAMP = } 12 \end{aligned}$ | 600 | - | - | ns |
|  |  |  | Sampling time ${ }^{4}$ $V_{D D}=5.0 \mathrm{~V}$ | $\mathrm{f}_{\mathrm{ADC} 1}=32 \mathrm{MHz}$, INPSAMP = 17 | 500 | - | - |  |
|  |  |  | Sampling time ${ }^{4}$ $V_{D D}=3.3 \mathrm{~V}$ | $\begin{aligned} & \mathrm{f}_{\mathrm{ADC} 1}=3.33 \mathrm{MHz}, \\ & \text { INPSAMP }=255 \end{aligned}$ | - | - | 76.2 | $\mu \mathrm{s}$ |
|  |  |  | Sampling time ${ }^{4}$ $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ | $\begin{aligned} & \mathrm{f}_{\mathrm{ADC1}}=3.33 \mathrm{MHz}, \\ & \text { INPSAMP }=255 \end{aligned}$ | - | - | 76.2 |  |
| $\mathrm{t}_{\text {ADC1_C }}$ | CC | P | Conversion time ${ }^{5}$ $V_{D D}=3.3 \mathrm{~V}$ | $\begin{aligned} & \mathrm{f}_{\mathrm{ADC} 1}=20 \mathrm{MHz}, \\ & \mathrm{INPCMP}=0 \end{aligned}$ | 2.4 | - | - | $\mu \mathrm{s}$ |
|  |  |  | Conversion time ${ }^{5}$ $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ | $\begin{aligned} & \mathrm{f}_{\mathrm{ADC} 1}=32 \mathrm{MHz}, \\ & \mathrm{INPCMP}=0 \end{aligned}$ | 1.5 | - | - | $\mu \mathrm{s}$ |
|  |  |  | Conversion time ${ }^{5}$ $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$ | $\begin{aligned} & \mathrm{f}_{\mathrm{ADC} 1}=13.33 \mathrm{MHz}, \\ & \mathrm{INPCMP}=0 \end{aligned}$ | - | - | 3.6 | $\mu \mathrm{s}$ |
|  |  |  | Conversion time ${ }^{5}$ $V_{D D}=5.0 \mathrm{~V}$ | $\begin{aligned} & \mathrm{f}_{\mathrm{ADC1}}=13.33 \mathrm{MHz}, \\ & \mathrm{INPCMP}=0 \end{aligned}$ | - | - | 3.6 | $\mu \mathrm{s}$ |
| $\Delta_{\text {ADC1_SYS }}$ | SR | - | ADC_1 digital clock duty cycle | ADCLKSEL $=1{ }^{6}$ | 45 | - | 55 | \% |
| $\mathrm{C}_{S}$ | CC | D | ADC_1 input sampling capacitance | - | - | - | 5 | pF |
| $\mathrm{C}_{\text {P1 }}$ | CC | D | ADC_1 input pin capacitance 1 | - | - | - | 3 | pF |
| $\mathrm{C}_{\mathrm{P} 2}$ | CC | D | ADC_1 input pin capacitance 2 |  | - | - | 1 | pF |
| $\mathrm{C}_{\mathrm{P} 3}$ | CC | D | ADC_1 input pin capacitance 3 | - | - | - | 1.5 | pF |
| $\mathrm{R}_{\text {WW } 1}$ | CC | D | Internal resistance of analog source | - | - | - | 1 | k $\Omega$ |
| $\mathrm{R}_{\text {SW } 2}$ | CC | D | Internal resistance of analog source | - | - | - | 2 | k $\Omega$ |
| $\mathrm{R}_{\text {AD }}$ | CC | D | Internal resistance of analog source | - | - | - | 0.3 | $\mathrm{k} \Omega$ |

Table 45. ADC_1 conversion characteristics (12-bit ADC_1) (continued)

${ }^{1} \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 10 \% / 5.0 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-40$ to $125^{\circ} \mathrm{C}$, unless otherwise specified
2 Analog and digital $\mathrm{V}_{\mathrm{SS}}$ must be common (to be tied together externally).
${ }^{3} \mathrm{~V}_{\text {AINx }}$ may exceed $\mathrm{V}_{\text {SS_ADC1 }}$ and $\mathrm{V}_{\text {DD_ADC1 }}$ limits, remaining on absolute maximum ratings, but the results of the conversion will be clamped respectively to $0 \times 000$ or $0 x F F F$.
4 During the sampling time the input capacitance $C_{S}$ can be charged/discharged by the external source. The internal resistance of the analog source must allow the capacitance to reach its final voltage level within $t_{\text {ADC1_s }}$. After the end of the sampling time $t_{A D C 1 \_S}$, changes of the analog input voltage have no effect on the conversion result. Values for the sampling clock $t_{\text {ADC1_S }}$ depend on programming.
5 This parameter does not include the sampling time $\mathrm{t}_{\mathrm{ADC} 1 \_\mathrm{S}}$, but only the time for determining the digital result and the time to load the result's register with the conversion result.
6 Duty cycle is ensured by using system clock without prescaling. When ADCLKSEL $=0$, the duty cycle is ensured by internal divider by 2.
7 Total Unadjusted Error: The maximum error that occurs without adjusting Offset and Gain errors. This error is a combination of Offset, Gain and Integral Linearity errors.

### 4.17 On-chip peripherals

### 4.17.1 Current consumption

Table 46. On-chip peripherals current consumption ${ }^{1}$

| Symbol |  | C | Parameter <br> CAN (FlexCAN) <br> supply current on <br> $V_{\text {DD_BV }}$ | Conditions |  | Typical value ${ }^{2}$ $8 * f_{\text {periph }}+85$ | $\begin{array}{\|c\|} \hline \text { Unit } \\ \hline \mu \mathrm{A} \\ \hline \end{array}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\text {DD_BV(CAN }}$ | CC |  |  | Bitrate: 500 Kbyte/s <br> Bitrate: 125 Kbyte/s | Total (static + dynamic) consumption: <br> - FlexCAN in loop-back mode <br> - XTAL at 8 MHz used as CAN engine clock source <br> - Message sending period is $580 \mu \mathrm{~s}$ | $\begin{array}{\|l} \hline 8 * f_{\text {periph }}+85 \\ \hline 8 * f_{\text {periph }}+27 \\ \hline \end{array}$ |  |
| IDD_BV(eMIOS) | CC | T | eMIOS supply current on $V_{D D \_B V}$ | Static consumption: <br> - eMIOS channel OFF <br> - Global prescaler enabled <br> Dynamic consumption: <br> - It does not change varying the frequency ( 0.003 mA ) |  | $29{ }^{*} f_{\text {periph }}$ <br> 3 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{DD} \text { _BV(SCl) }}$ | CC | T | SCI (LINFlex) supply current on $\mathrm{V}_{\mathrm{DD}} \mathrm{BV}$ | Total (static + dynamic) consumption: <br> - LIN mode <br> - Baudrate: 20 Kbyte/s |  | $5{ }^{*} f_{\text {periph }}+31$ | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{DD} \text { _BV(SPI) }}$ | CC | T | SPI (DSPI) supply current on $\mathrm{V}_{\mathrm{DD}} \mathrm{BV}$ | Ballast dynamic consumption (continuous communication): <br> - Baudrate: 2 Mbit/s <br> - Transmission every $8 \mu \mathrm{~s}$ <br> - Frame: 16 bits |  | $\frac{1}{16}{ }^{\text {f }}$ periph | $\mu \mathrm{A}$ |
| $\begin{gathered} \mathrm{I}_{\mathrm{DD} \text { BV }} \\ (\text { (ADC_O/ADC_1) } \end{gathered}$ | CC | T | ADC_0/ADC_1 supply current on $\mathrm{V}_{\mathrm{DD}} \mathrm{BV}$ | $\mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V}$ | Ballast static consumption (no conversion) ${ }^{3}$ <br> Ballast dynamic consumption (continuous conversion) $^{3}$ | $\begin{gathered} 41^{*} f_{\text {periph }} \\ 46 * f_{\text {periph }} \end{gathered}$ | $\mu \mathrm{A}$ |
| IDD_HV_ADC0 | CC | T | ADC_0 supply current on $\mathrm{V}_{\mathrm{DD} \text { _HV_ADC0 }}$ | $\mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V}$ | Analog static consumption (no conversion) | 200 | $\mu \mathrm{A}$ |
|  |  |  |  |  | Analog dynamic consumption (continuous conversion) | 3 | mA |
| IDD_HV_ADC1 | CC | T | ADC_1 supply current on $\mathrm{V}_{\mathrm{DD}}$ HV_ADC1 | $\mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V}$ | Analog static consumption (no conversion) | $300 * f_{\text {periph }}$ | $\mu \mathrm{A}$ |
|  |  |  |  |  | Analog dynamic consumption (continuous conversion) | 4 | mA |
| IDD_HV(FLASH) | CC | T | CFlash + DFlash supply current on $\mathrm{V}_{\mathrm{DD}}$ _HV | $\mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V}$ | - | 12 | mA |
| $\mathrm{I}_{\mathrm{DD} \_ \text {HV(PLL) }}$ | CC | T | PLL supply current on VD_HV | $\mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V}$ | - | $30 * f_{\text {periph }}$ | $\mu \mathrm{A}$ |

1 Operating conditions: $\mathrm{T}_{\mathrm{A}}=25$ o@periph $=8 \mathrm{MHz}$ to 64 MHz
2 fperiph is an absolute value.
3 During the conversiothe total current consumption is given from the sum of the static and dynamic consumption I.e $(41+46){ }^{*}$ fperiph'

### 4.17.2 DSPI characteristics

Table 47. DSPI characteristics ${ }^{1}$

| No. | Symbol |  | C | Parameter |  | DSPI0/DSPI1 |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min |  |  | Typ | Max |  |
| 1 | $t_{\text {SCK }}$ | SR |  | D | SCK cycle time | Master mode (MTFE = 0) | 125 | - | - | ns |
|  |  |  | D | Slave mode (MTFE = 0) |  | 125 | - | - |  |  |
|  |  |  | D | Master mode (MTFE = 1) |  | 83 | - | - |  |  |
|  |  |  | D | Slave mode (MTFE = 1) |  | 83 | - | - |  |  |
| - | $\mathrm{f}_{\text {DSPI }}$ | SR | D | DSPI digital controller frequency |  | - | - | $\mathrm{f}_{\text {CPU }}$ | MHz |  |
| - | $\Delta \mathrm{t}_{\text {cSC }}$ | CC | D | Internal delay between pad associated to SCK and pad associated to CSn in master mode for CSn1->0 | Master mode | - | - | $130^{2}$ | ns |  |
| - | $\Delta t_{\text {ASC }}$ | CC | D | Internal delay between pad associated to SCK and pad associated to CSn in master mode for CSn1->1 | Master mode | - | - | $130^{3}$ | ns |  |
| 2 | $\mathrm{t}_{\mathrm{CSCe}_{\text {xt }}}{ }^{4}$ | SR | D | CS to SCK delay | Slave mode | 32 | - | - | ns |  |
| 3 | $\mathrm{t}_{\text {ASCext }}{ }^{5}$ | SR | D | After SCK delay | Slave mode | $1 / \mathrm{f}_{\text {DSPI }}+5$ | - | - | ${ }^{\text {nssp }}$ |  |
| 4 | $\mathrm{t}_{\text {SDC }}$ | CC | D | SCK duty cycle | Master mode | - | $\mathrm{tsCK}^{\prime} / 2$ | - | ns |  |
|  |  | SR | D |  | Slave mode | $\mathrm{t}_{\mathrm{SCK}} / 2$ | - | - |  |  |
| 5 | $\mathrm{t}_{\mathrm{A}}$ | SR | D | Slave access time | Slave mode | - | - | $1 / \mathrm{f}_{\text {DSPI }}+70$ | ns |  |
| 6 | $t_{\text {DI }}$ | SR | D | Slave SOUT disable time | Slave mode | 7 | - | - | ns |  |
| 7 | $t_{\text {pcsc }}$ | SR | D | PCSx to PCSS time | - | 0 | - | - | ns |  |
| 8 | $\mathrm{t}_{\text {PASC }}$ | SR | D | PCSS to PCSx time | - | 0 | - | - | ns |  |
| 9 | ${ }_{\text {t }}$ UI | SR | D | Data setup time for inputs | Master mode | 43 | - | - | ns |  |
|  |  |  |  |  | Slave mode | 5 | - | - |  |  |

Table 47. DSPI characteristics ${ }^{1}$ (continued)

| No. | Symbol |  | C | Parameter |  | DSPIO/DSPI1 |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min |  |  | Typ | Max |  |
| 10 | $\mathrm{t}_{\mathrm{HI}}$ | SR |  | D | Data hold time for inputs | Master mode | 0 | - | - | ns |
|  |  |  | Slave mode |  |  | $2^{6}$ | - | - |  |  |
| 11 | $\mathrm{t}_{\text {Suo }}{ }^{7}$ | CC | D | Data valid after SCK edge | Master mode | - | - | 32 | ns |  |
|  |  |  |  |  | Slave mode | - | - | 52 |  |  |
| 12 | $\mathrm{tHO}^{7}$ | CC | D | Data hold time for outputs | Master mode | 0 | - | - | ns |  |
|  |  |  |  |  | Slave mode | 8 | - | - |  |  |

2 Maximum value is reached when CSn pad is configured as SLOW pad while SCK pad is configured as MEDIUM. A positive value means that SCK starts before CSn is asserted. DSPI2 has only SLOW SCK available.
${ }^{3}$ Maximum value is reached when CSn pad is configured as MEDIUM pad while SCK pad is configured as SLOW. A positive value means that CSn is deasserted before SCK. DSPI0 and DSPI1 have only MEDIUM SCK available.
4 The $\mathrm{t}_{\text {CSC }}$ delay value is configurable through a register. When configuring $\mathrm{t}_{\mathrm{CSC}}$ (using PCSSCK and CSSCK fields in DSPI_CTARx registers), delay between internal CS and internal SCK must be higher than $\Delta \mathrm{t}_{\mathrm{CSC}}$ to ensure positive $\mathrm{t}_{\mathrm{CSC}}$ ext.
5 The $\mathrm{t}_{\text {ASC }}$ delay value is configurable through a register. When configuring $\mathrm{t}_{\text {ASC }}$ (using PASC and ASC fields in DSPI_CTARx registers), delay between internal CS and internal SCK must be higher than $\Delta t_{\text {ASC }}$ to ensure positive $t_{\text {ASCext }}$.
6 This delay value corresponds to SMPL_PT $=00 \mathrm{~b}$ which is bit field 9 and 8 of DSPI_MCR register.
7 SCK and SOUT are configured as MEDIUM pad.

Figure 22. DSPI classic SPI timing - master, CPHA $=0$


Figure 23. DSPI classic SPI timing - master, CPHA = 1


## Electrical characteristics

Figure 24. DSPI classic SPI timing - slave, CPHA $=0$


Figure 25. DSPI classic SPI timing - slave, CPHA =1


Note: Numbers shown reference Table 46.

Figure 26. DSPI modified transfer format timing - master, CPHA $=0$


Note: Numbers shown reference Table 46.

Figure 27. DSPI modified transfer format timing - master, CPHA = 1


Note: Numbers shown reference Table 46.

## Electrical characteristics

Figure 28. DSPI modified transfer format timing - slave, CPHA = 0


Figure 29. DSPI modified transfer format timing - slave, CPHA = 1



Note: Numbers shown reference Table 46.

Figure 31. DSPI PCS strobe ( $\overline{\text { PCSS }})$ timing

### 4.17.3 Nexus characteristics

Table 48. Nexus characteristics

| No. | Symbol |  | C | Parameter | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min |  | Typ | Max |  |
| 1 | $\mathrm{t}_{\text {TCYC }}$ | CC |  | D | TCK cycle time | 64 | - | - | ns |
| 2 | $\mathrm{t}_{\text {MCYC }}$ | CC | D | MCKO cycle time | 32 | - | - | ns |
| 3 | $\mathrm{t}_{\text {MDOV }}$ | CC | D | MCKO low to MDO data valid | - | - | 8 | ns |
| 4 | $\mathrm{t}_{\text {MSEOV }}$ | CC | D | MCKO low to MSEO_b data valid | - | - | 8 | ns |
| 5 | $\mathrm{t}_{\text {EVTOV }}$ | CC | D | MCKO low to EVTO data valid | - | - | 8 | ns |
| 6 | $\mathrm{t}_{\text {NTDIS }}$ | CC | D | TDI data setup time | 15 | - | - | ns |
|  | $\mathrm{t}_{\text {NTMSS }}$ | CC | D | TMS data setup time | 15 | - | - | ns |
| 7 | $\mathrm{t}_{\text {NTDIH }}$ | CC | D | TDI data hold time | 5 | - | - | ns |
|  | $\mathrm{t}_{\text {NTMSH }}$ | CC | D | TMS data hold time | 5 | - | - | ns |
| 8 | $\mathrm{t}_{\text {TDOV }}$ | CC | D | TCK low to TDO data valid | 35 | - | - | ns |
| 9 | ${ }_{\text {tool }}$ | CC | D | TCK low to TDO data invalid | 6 | - | - | ns |

## Electrical characteristics



Figure 32. Nexus TDI, TMS, TDO timing

### 4.17.4 JTAG characteristics

Table 49. JTAG characteristics

| No. | Symbol |  | C | Parameter | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min |  | Typ | Max |  |
| 1 | $\mathrm{t}_{\mathrm{JCYC}}$ | CC |  | D | TCK cycle time | 64 | - | - | ns |
| 2 | $\mathrm{t}_{\text {TDIS }}$ | CC | D | TDI setup time | 15 | - | - | ns |
| 3 | $\mathrm{t}_{\text {TDIH }}$ | CC | D | TDI hold time | 5 | - | - | ns |
| 4 | $\mathrm{t}_{\text {TMSS }}$ | CC | D | TMS setup time | 15 | - | - | ns |
| 5 | $\mathrm{t}_{\text {TMSH }}$ | CC | D | TMS hold time | 5 | - | - | ns |
| 6 | $\mathrm{t}_{\text {TDOV }}$ | CC | D | TCK low to TDO valid | - | - | 33 | ns |
| 7 | ${ }_{\text {TDOI }}$ | CC | D | TCK low to TDO invalid | 6 | - | - | ns |



Figure 33. Timing diagram - JTAG boundary scan

## 5 Differences

This chapter show that points are incompatible with MPC560X. The user should pay attention to:

### 5.1 CTU

The register can been changed between two different placements described in Figure 29-2.
The mapping of the channel number value to the corresponding ADC channel is provided in Table 29-41 or Table 29-4-2. The function can been changed to Table 29-4-2 for CCFC2010BC30L5 and CCFC2010BC30L3.

### 5.2 SRAM

The size of sram in CCFC2010BC30LX is 32Kbyte.

### 5.3 INTC

Whether the interrupt sources described in Table 18-10 exist actually depends on the existence of the modules in each chip. All interrupt sources above 233 in CCFC2010BC do not exitst on MPC560X. The hard interrupt vector table's base address has to align with $\mathbf{0 x 0} \mathbf{+ 0 x 1 0 0 0 *} \mathbf{N}$.

### 5.4 MC_CGM

In Modulation Register (CR) of FMPLL, the formula of INC_STEP is different between CCFC2010BC and MPC560X.
The INC_STEP field is the binary equivalent of the value incstep derived from following formula in CCFC2010BC:

$$
\text { incstep }=\operatorname{round}\left(\frac{\left(2^{10}-1\right) \times \text { MD } \times \text { EMFD }}{100 \times 5 \times \text { modperiod }}\right)
$$

The INC_STEP field is the binary equivalent of the value incstep derived from following formula in MPC560X:

$$
\text { incstep }=\operatorname{round}\left(\frac{\left(2^{15}-1\right) \times \mathrm{MD} \times \mathrm{EMFD}}{100 \times 5 \times \text { modperiod }}\right)
$$

The SELCTL in Table 7-4 are different with MPC560X.

| SELCTL | CCFC2010BC SERIES | MPC 560X |
| :--- | :--- | :--- |
| 0000 | $4-20 \mathrm{MHz}$ ext. xtal osc. | $4-16 \mathrm{MHz}$ ext. xtal osc. |
| 0001 | 16 MHz int. RC osc | 16 MHz int. RC osc |
| 0010 | freq. mod. PLL | freq. mod. PLL |
| 0011 | RTC clock | system clock |
| 0100 | 128 KHz int. RC osc | RTC clock |
| 0101 | system clock | Reserved |

### 5.5 FlexCAN

In addition, the CANFD interface is be support by CCFC2010BC's CAN interface.

### 5.6 ADC

In ADC5607, INPCMP \& INPSAMP in CTR one bit more than MPC560X INPLATCH \&OFFSHIFT in CTR is unused. ADC sampling and conversion timing is different from MPC560X Fadc must be less than 16 MHz

### 5.7 PFU

The flash area where 0 xFF data has been written to the flash cannot be written to other values. The area can be written only after the flash is erased.
CFLASH size is 256 KB in CCFC2010BC30LX.
In CCFC2010BC, PFU registers are different with MPC560X.

| Registers | CCFC2010BC SERIES | MPC560X |
| :--- | :--- | :--- |
| CFLASH_UT0(User test register) | Not exist | Exists |
| CFLASH_UT1 | Not exist | Exists |
| CFLASH_UT2 | Not exist | Exists |
| CFLASH_UMISR0(User multiple input <br> signature register) | Not exist | Exists |
| CFLASH_UMISR1 | Not exist | Exists |
| CFLASH_UMISR2 | Not exist | Exists |
| CFLASH_UMISR3 | Not exist | Exists |
| CFLASH_UMISR4 | Not exist | Exists |
| NVPWD0(Nonvolatile private <br> censorship password register) | Not exist | Exists |
| NVPWD1 | Not exist | Exists |
| NVSCC0(Nonvolatile system <br> censorship control register) | Not exist | Exists |
| NVSCC0 | Not exist | Exists |
| DLASH_UT0(User test register) | Not exist | Exists |
| DLASH_UT1 | Not exist | Exists |
| DLASH_UT2 | Not exist | Exists |
| DLASH_UMISR0(User multiple input <br> signature register) | Not exist | Exists |
| DLASH_UMISR1 | Not exist | Exists |
| DLASH_UMISR2 | Not exist | Exists |
| DLASH_UMISR3 | Not exist | Not exist |

In CCFC2010BC, flash read access timing are different with MPC560X.

| Frequency | CCFC2010BC SERIES | MPC560X |
| :--- | :--- | :--- |
| 80 Mhz | 3 wait states | - |
| 64 Mhz | 2 wait states | 2 wait states |
| 40 Mhz | 2 wait states | 1 wait state |
| 20 Mhz | 2 wait states | 0 wait states |

### 5.8 XBAR

Misaligned access is not support in CCFC2010BC. Half word access, the address value must be a multiple of 2 . As to word access, the address value must be a multiple of 4 .

### 5.9 MC_ME

Wake up form standby mode, the flash mode of me_drun_mc register(DFLAON\&CFLAON) must be configured to 11(normal mode).

### 5.110 Elicerdeqagerisics

External crystal oscillator does not need external $1 \mathrm{M} \Omega$ resistance.

### 5.11 DSPI

During DSPI continuous operation, only 10 and 01 modes are supported temporarily, and 00 and 01 mode are not supported in the current version.

### 5.12 WKUP

When initializing the configuration operation, all wakeup pin in reference manual Table 12-1 need to be configured by pulling up or pulling down, otherwise it will cause electric leakage.

### 5.13 DMA

The DMA function is supported by the full range of CCFC2010BC.

## 6 Package characteristics

### 6.1 Package mechanical data

### 6.1.1 100 LQFP



### 6.1.2 64 LQFP




SECTION A-A


SECTION B-B

| Symbol | Dimension in mm |  |  | Dimension in inch |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min | Nom | Max | Min | Nom | Max |
| A | - | - | 1.60 | - | - | 0.063 |
| A 1 | 0.025 | - | 0.127 | 0.001 | - | 0.005 |
| $\mathrm{A}_{2}$ | 1.35 | 1.40 | 1.45 | 0.053 | 0.055 | 0.057 |
| b | 0.17 | 0.22 | 0.27 | 0.007 | 0.009 | 0.011 |
| $\mathrm{b}_{1}$ | 0.17 | 0.20 | 0.23 | 0.007 | 0.008 | 0.009 |
| c | 0.09 | - | 0.20 | 0.004 | - | 0.008 |
| C 1 | 0.09 | - | 0.16 | 0.004 | - | 0.006 |
| D | 12.00 BSC |  |  | 0.472 BSC |  |  |
| D1 | 10.00 BSC |  |  | 0.394 BSC |  |  |
| E | 12.00 BSC |  |  | 0.472 BSC |  |  |
| $\mathrm{E}_{1}$ | 10.00 BSC |  |  | 0.394 BSC |  |  |
| 过 | 0.50 BSC |  |  | 0.020 BSC |  |  |
| L | 0.45 | 0.60 | 0.75 | 0.018 | 0.024 | 0.030 |
| L1 | 1.00 REF |  |  | 0.039 REF |  |  |
| R1 | 0.08 | - | - | 0.003 | - |  |
| $\mathrm{R}_{2}$ | 0.08 | - | 0.20 | 0.003 | - | 0.008 |
| S | 0.20 | - | - | 0.008 | - | - |
| $\theta$ | $0^{\circ}$ | $3.5^{\circ}$ | $7^{\circ}$ | $0^{\circ}$ | $3.5^{\circ}$ | $7^{\circ}$ |
| $\theta_{1}$ | $0^{\circ}$ | - | - | $0^{\circ}$ | - | - |
| $\ominus_{2}$ | $12^{\circ} \mathrm{TYP}$ |  |  | $12^{\circ} \mathrm{TYP}$ |  |  |
| $\theta_{3}$ | $12^{\circ} \mathrm{TYP}$ |  |  | $12^{\circ} \mathrm{TYP}$ |  |  |

### 6.1.3 48 TQFP



### 6.1.3 32 QFN



## 7 Ordering information

Figure 43. Commercial product code structure


## 8 Revision history

Table 54 summarizes revisions to this document.
Table 54. Revision history

| Revision | Date | Substantive <br> chances |
| :---: | :---: | :--- |
| 1.0 | 22-Aug-2022 | Initial release(Electrical characteristics shall be subject to the actual measurement) |
|  |  |  |
|  |  |  |
|  |  |  |

## Appendix A Abbreviations

Table 53 lists abbreviations used but not defined elsewhere in this document.
Table 53.
Abbreviations

| Abbreviation | Meaning |
| :---: | :--- |
| CMOS | Complementary metal oxide semiconductor |
| CPHA | Clock phase |
| CPOL | Clock polarity |
| CS | Peripheral chip select |
| EVTO | Message clock out out |
| MCKO | Message data out |
| MDO | Message start/end out |
| MSEO | Serial communications clock |
| MTFE | Serial data out |
| SCK | To be defined |
| TBUT | Test clock input |
| TCK | Test data input |
| TDI | Test data output |
| TDO | Test mode select |
| TMS |  |


[^0]:    1. See the I/O pad electrical characteristics in the chip data sheet for details.
    2. All medium and fast pads are in slow configuration by default at reset and can be configured as fast or medium. The only exception is PC[1] which is in medium configuration by default (see the PCR.SRC description in the chip reference manual, Pad Configuration Registers (PCR0—PCR76)).
[^1]:    ${ }^{1} \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 10 \% / 5.0 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-40$ to $125^{\circ} \mathrm{C}$, unless otherwise specified

[^2]:    ${ }^{1} \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 10 \% / 5.0 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-40$ to $125^{\circ} \mathrm{C}$, unless otherwise specified

