
## **LPC Module**

## **Summary**

The Low Pin Count (LPC) module is the interface which is used to communicate information between TPM and PC (through one PC to TPM Bridge). It meets the TCG TPM V1.2 Interface Specification, and is compatible with TCG TPM V1.1b at the same time.





\* C\*Core Technology Co.

**汤州困芯科技有限公司** 

## **Signal Description**

Name	Direction	Function	Pullup
LAD[3:0]	I/O	Data, address, command bus	YES
LFRAME#1	I	Indicated start of a new cycle, termination of broken cycle	YES
LRESET#	T	reset, same as the PCI reset on the host	YES
LCLK	I	clock: same 33MHz clock as PCI clock on the host.	-
SERIRQ#	I/O	Interrupt request	YES
LPCPD#	I	Indicates taht the peripheral should prepare for power to be removed from the LPC I/F devices.	YES
PP	I	Physical present signal	PULL Down
BADDR[1:0]	I	Configuration Inputs for CFGL Register	YES

To obtain more information about the LPC or other  $C^*Core^{TM}$  products, please contact the  $C^*Core$  Technology Co., Ltd. by phone: 0512-68091377, email: <u>support@china-core.com</u> or web: <u>http://www.china-core.com</u>.  $C^*Core^{TM}$  is a trade mark of  $C^*Core$  Co., Ltd.

Tel/Fax: 0512-68091375/68096251 Email: <u>support@china-core.com</u> C\*Core Technology Co. Ltd. reserves the right to make changes without further notice to any products herein. Typical parameters which may be provided in C\*Core Technology Co. Ltd. data sheets can and do vary in differen application emvironments and over time and must first be verified by customer technical experts before systems may be designed using C\*Core Technology Co. Ltd. products.